The extraction of MOSFET parameters. by Tse, Man Siu. & Chinese University of Hong Kong Graduate School. Division of Electronics.
THE EXTRACTION OF MOSFET PARAMETERS
A Thesis presented for
the partial fulfilment of
the Degree of Master of Philosophy
at
The Chinese University of Hong Kong
by
Tse Man Siu, B.Sc..
Department of Electronics
Faculty of Science
The Chinese University of Hong Kong
July, 1988.

1THE EXTRACTION OF MOSFET PARAMETERS
ABSTRACT
The extraction of MOSFET parameters is important for the
characterization of the fabricated device and MOSFET modeling
used in CAD circuit simulation.
The present work studies the gate-voltage dependence of the
MOSFET parameters. Extraction algorithms using multiple curve
fittings and AC measurement method are used to extract the
parameters for NMOS FETs at different gate voltage. When these
extracted parameters at different gate voltages were used in the
MOSFET model current equations, high accuracy of 2-5% will result
without the need to introduce extra fitting parameters. it was
found that the extracted parameters start to show oscillating
behaviour at a moderate gate voltage of about 7-8V and the
classical model of-inversion carrier mobility degradation due to
normal gate field fails at the gate voltage of about 12-13V for
MOSFETs with gate oxide thickness of 53nm at room temperature and
at low drain voltage of 75mV. This phenomena are believed to be
caused by the quantization of channel inversion carriers in the
high gate field condition and the populating of the uppersubbands
in (100) Si. Quantum mechanical description of inversion
carriers scattering is necessary under a high gate field
condition.
The classical surface diffuse scattering model is found to
be valid for effective normal field Eeff in the range 1*105 to
3.95*105 V/cm and quantum mechanical behaviour becomes important
for Eeff 3.95*105 V/cm. Furthermore, the gate field at which
the classical theory fails can'be approximately predicted by the
Heisenberg uncertainty principle.
Preliminary study of Polysilicon thin-film transistor (PolySi
TFT) is also carried out. The extracted parameters, the grain
boundary trap density and the grain boundary mobility, for PolySi
TFT fabricated with Solid Phase Crystallization (SPC) at 12000C
was found to be limited by the silicon film thickness and' the
results are comparable to those in the literature.
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CHAPTER 1 INTRODUCTION
With the continuous evolution of IC technology over the
past decades, the complexity of IC increased from the SSI, MSI,
LSI to VLSI levels. ICs with submicrometer design rules are
expected to be of widespread commercial products in the 90's.
Computer-aided design and simulation tools have become
indispensable for the successful fabrication of modern VLSI
circuits. This is because any design error can result in costly
loss both in time and resources or the experimental
investigations are not at all feasible.
Device modeling plays an important role in circuit
simulation role in VLSI circuit design and simulation because CAD
circuit analysis. can only be as accurate as the the model used.
Simplicity and accuracy are two conflicting requirements of a
good device model for circuit simulation.
Many articles on MOSFET modeling have appeared in the
literature[45-691. MOSFET models widely used for circuit
simulation are semi-empirical in nature[55-691. Terms with
strong device physics meaning are employed to model the
fundamental physical effects and fitting parameters are
judiciously chosen to include the subtle device characteristics.
This approach is most suitable for for circuit analysis purpose
especially as small geometry effects become more important for
modern VLSI[55][671. Hence, the accuracy and complexity of the
various models depend, to a large extent, on how many of these
fitting parameters are used.
As most MOSFET models use semi-empirical approach, some
parameters may not have well-defined physical values, and others
for which'the physical values do not give the best fit to actual
device characteristics. This makes the extraction of model
parameters from measured device data a necesscity.
The needs for parameter extraction is twofold. For circuit
designer, he needs the model parameters for his CAD circuit
simulation programs. What he needs is a model as accurate as
necessary and. as simple as possible. In order to improve the
model accuracy, he may judiciously add fitting parameters into
the analytical model equations.
2For device/process designer, he needs the parameters to
characterize the device/process. He is more concerned with
preserving the connection to device physics in order to be guided
by circuit performance criteria in his design process.
Various methods have been proposed to extract the MOSFET
model parameters[1-28](65-66][68]. Most of these methods for
conventional BulkSi MOSFET use the model equations derived from
the classical long channel MOSFET by Pao,Shah (71], Ihantola and
Moll [70] with suitable modifications to include the short-
channel effects for small geometry MOSFETs used in the VLSI
technology. All these extraction methods have made some basic
assumptions and simplifications-to ease the extraction procedure,
and thus render the accuracy of their applications.
The basic assumptions and usual simplifications made by
these methods include the following.
(1) The low field carrier mobility uo in the channel is a
constant.
(2) The mobility degradation factor e is independent of the
gate voltage.
The above two assumptions are the basis of the classical MOSFET
models. Further simplifications made in many parameter
extraction methods include the following.
(3) All MOSFET parameters are gate voltage independent.[1-4][6-
9][52][54][57][59]
(4) The substrate- bias effect included in the model equations
is ignored during parameter extraction[1-4](13](25-28].
(5) Parameters are extracted at a limited set of external bias
conditions and the values are assumed to be applicable to
all the operation range of the model equations. This
simplification usually results in very inaccurate predicted
results[59].
The model predictions using parameters based on the above
simplifications are usually not very accurate as compared with
the actual device characteristics. It is thus a usual practice
to include some more fitting parameters into the MOSFET models to
improve the accuracy of the model equations[55][65][67).
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Recent results [10][[24-25][66] indicate that the MOSFET
source/drain series resistance and the effective channel length
are gate voltage dependent. This gate voltage dependence is
especially serious for Lightly-Doped-Drain(LDD) MOSFET structure
intended to prevent hot carrier effects in short channel devices.
Lin(43] found that the low field mobility uo and mobility
degradation factor e as defined In the classical MOSFET theory
were gate voltage dependent.
As most of the MOSFET models are semi-empirical in nature,
it is natural to suspect that all model parameters are gate-
voltage dependent. In the present project we proposed to
alleviate all the'above constraints. New parameter extraction
algorithms making use of multiple curve fitting and data
reductions on dc measurement conductance data and AC measurement
method were used to determine the gate-voltage dependent
parameters. It is expected that the parameters extracted at
different gate voltages can be uped to give more accurate model
predictions without the need to introduce extra fitting
parameters. The only sacrifice for this scheme would be the
heavy data reduction work required to extract the parameters,
however this work can be easily integrated in an automated
parameter-extraction program. The values of the parameters at
different gate voltages can then be used in CAD circuit
simulation programs using the look-up table approach.
We found that using this modified approach, the errors
between the model predicted values and the measured device
characteristics were reduced from 8% to about 2-5%.
The .inversion layer carrier mobility degradation in bulkSi
MOSFET due to the normal electric field has been an interesting
and important subject in MOSFET device physics (73](30-32](40-44]
[48] and device modeling [47] (48-691. As the device dimension
continues to shrink for the VLSI technologies, the dependence of
mobility on the normal electric field becomes even more important
because the effective normal electric field applied to the
4
inversion channel is greater for devices with thinner gate oxide
if the power supply is not scaled down accordingly. Many works
had been performed to investigate the mobility characteristics in
thin oxide MOSFETs [25-26] [34-38].
In most CAD MOSFET models (47-61], the mobility degradation due
to the normal field has been widely modeled to include the
classical surface diffuse scattering by Schrieffer (73], ueff
proportional to (Eeff)-1, and the bulk scattering by employing
Matthiessen's rule. In this classical theory, carriers,
electrons, are regarded as charge particles having three
dimensional motion. In the presence of the normal field,
electrons will be'accelerated towards the surface and the normal
velocity component will be increased. When the electrons reach
the surface, it will experience diffuse surface scattering(731
s.t. all components of velocity before collision are forgotten
after collision and electrons are equally likely to be scattered
into all possible directions. Another possible scattering is the
specular surface scattering, by which the velocity component
normal to the surface is reversed and the longitudinal velocity
components along the surface channel remain unchanged.
In this project, we found that this classical model fails at
high VGS-VT=12V for MOSFETs with gate oxide thickness of 53nm.
The failure is believed to be due to the quantization of the
channel inversion carriers and the populating of the upper
subbands at the high normal electric field.
In the quantum mechanical point of view, the strong normal
field applied to the inversion channel produces a potential well
with a thickness comparable to the wavelength of electrons. In
the potential well, the electron energy is quantized into
discrete levels forming the subbands. As a result, only
quantized levels are allowed for motion of electrons in the
direction normal to the surface, while current is carried by the
motion of electrons in the plane parallel to the surface., which
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forms a set of two dimensional energy bands. The proposed
scattering mechanisms in the inversion layer include the
ionized impurity scattering, phonon scattering, surface diffuse
scattering due to channel broadening and surface roughness
scattering [43][44].
It has been reported in the literature that the channel
mobility ueff is proportional to (Eeff)-X with 0.2<X< 0.7
[40-431 where X values were obtained by logarithmically
plotting ueff versus Eeff. This may be attributed to the mixing
of the classical scattering mechanisms and the quantum mechanical
scattering mechanisms.
We also observed that the extracted MOSFET parameters
started to show an oscillating behaviour when the gate voltage
was greater than 7.5V other than a rapid increase with gate
voltage. This behaviour was suspected to be caused by the
quantum mechanical effects and'the populating of the upper
subbands.
Polysilicon Thin-Film Transistors( PolySi TFT) have
attracted increasing attention in recent years for their
potential application in 3-D integration and large area
electronics(76-861. Preliminary study had been done for a large
project which aims at producing large area SOI thin film
transistors on transparent substrate suitable for active-matrix
drive Liquid Crystal Display(AM-LCD). The preliminary study
aimed at developing suitable methods for the characterization
and extraction of basic parameters of PolySi TFT. PolySi TFT had
been fabricated and parameters, trap density and grain boundary
mobility, were extracted using empirical current voltage
equation. The results were comparable to those in the
literature. Suggestion on the use of new AC measurement was also
presented.
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CHAPTER 2 BULK Si MOSFET MODEL
2.1 INTRODUCTION
Computer-Aided Design tools have been indispensable for
the successful fabrication of modern VLSI circuits. This is
because any design error can result in costly loss for mask
making and wafer fabrication both in time and resources.
Various transient analysis programs are available today for
the simulation of both dc and ac response of non-linear
circuits,e.g. SPICE,ASTAP,ASPEC and TOGGLE[591. The distinction
among the various simulation programs lies in the size of
simulated circuit they can handle, ease of use( simulation
execution time, adaptability to different computers) and
accuracy.
For the past decade, the circuit simulation time has been
drastically reduced through algorithm improvement and hardware
enhancements[55],[63],[641,[671.
Device modeling plays an essential role in VLSI circuit
design because the accuracy of any computer-aided circuit
simulation program can only be as accurate as the models used.
In the most popular SPICE2 program, 3 built-in MOSFET models
are available(691. The LEVEL 1 model is a simple model suitable
for preliminary analysis. The LEVEL 2 model uses expressions
derived from detailed device physics and is not accurate for
small geometry MOSFETs. The LEVEL 3 pursues the semi-empirical
modeling approach which uses approximated expressions from
device. physics and relies on the proper choice-of the empirical
parameters to accurately reproduce the device characteristics.
Many articles on MOSFET Modeling have appeared in the
literature including those physical or analytical models[451-[54]
and the semi-empirical models intended for CAD application[55]-
(691.
For the semi-empirical approach, terms with strong physical
meaning are usually employed to model the fundamental physical
effects and fitting parameters are Judiciously introduced to
describe the subtle device characteristics. This approach is
7best for circuit analysis program implementation for its
simplicity and its ease of parameter extraction as applied, to
the advanced MOSFET technology. For a fully device-physics
oriented modeling approach, it is usually difficult if not
totally impossible to perform automatic parameters extraction.
The accuracy, complexity and hence the ease of
implementation of the various models depends on the number of
fitting parameters used to describe the transistor
characteristics. The complexity of the model equations may
include just a few measurable parameters as in the simple
quadratic model[461 or may require 17 electrical parameters per
device size for accurate modeling of the dc characteristics as
used in the Berkeley Short-channel-IGFET Model (BSIM) for MOS
Transistors.[67]
In this chapter a simple MOSFET DC model is presented and
the simplification of the linear region current equation which
will be used for the extraction of MOSFET parameters in the later
chapters is derived. For simplicity the N-channel MOSFET model
equations are described. Changes in signs for certain terms are
just required to describe the P-channel device.
2.2 THRESHOLD VOLTAGE MODELING
For MOSFET with L, W >> Xd, Xs, Xb (see Fig.2.1), the
field in the predominant portion of the channel region is
approximately one-dimensional and the gradual channel
approximation is valid. In this case the charges are assumed to
be governed by the vertical electrical field only [46]. The
application of the 1-D Gauss's Theorem is possible, yielding
(60]
QG+ QS+ QB+ QN= 0 (2.1)
The gate charge Qq is given by
QG = ( VG - 0ms 0s ) Cox
{ ? . 7
wher
= work function difference between gate metal and bulk
semiconductor
= surface Dotential
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Fig.2.1 Cross section of a MOS transistor indicating the
different charae comDonents
9QN can be approximated as a surface charge[48]160](70] as
compared with Qg. Applying the depletion approximation,we get
(2.3)
where K is the body factor
(2.4)
The electron density at the surface ns equals NA at least near
the source end if
(2.5)
where ni is the intrinsic charge density,
and OF is the electron quasi-Fermi level near the source end.
q is electronic charge.
From Boltzmann statistics
(2.6)
An increase of surface potential Os by a few times of thermal
voltage VT =kT/q above the electron quasi-Fermi potential On
causes the mobile channel charge QN to dominate over QB because
of the exponential dependence of ns on Ps.
Therefore the gate voltage giving Os= 20F to hold is called
the threshold voltage VT
Under condition (2.5), QN can be neglected in (2.1) giving
VT= VFB +20F +QB/COX (2.7)
where
(2.7a)VFB= Oms- Qs/Cox
is the flatband voltage.
The channel will be in strong turn-on conducting state when
VG>VT.
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2.3 SOURCE-DRAIN CURRENT EQUATION
Assuming the recombination and generation in the
channel can be neglected and the hole current is negligible, then
the source-drain(S-D) current consists of electron current of
vanishing divergence only.
The electron current density contributed by the drift field
at a position x from the source end is given by
JN(x,z)= q*un(x,z)*n(x,z)*E(x) (2.8)
where
un(x,z) is the position dependent surface electron mobility
in the surface inversion layer at a distance x.
n(x,z) is the position dependent surface electron density
in the inversion channel at position x from source.
E(x) is the electric field along the channel direction at
position x from the source end.
dV(x)
E(x)= V(x) is the channel potential
difference at x( see. Fig-2-1)dx






un(x)= un(E ff, E1, x)
(2.11)
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Zi(x) is the thickness of inversion layer, and is a
function of position along the inversion channel
un(x) is the average inversion layer mobility across
the inversion layer thickness and is position
dependent along the channel
Qn(x) is the surface electron charge density at
Dosition x alonq the channel.
Since drain current is constant throughout the channel, eq(2.9)
is solved as
(2.12)
where W channel width
G channel length
All MOSFET models start with eq.(2.12) and differ only in
the modelling of the dependence of mobility factor un(E/1 ,E1,x)
and Qn(x) with the external applied voltage VGS• VDS ,VBS and
the determination of the on-set of the saturation region.
In the following derivation, the approximation used by
Hanafi(59] will be followed.
2.4 SIMPLE QUADRATIC MODEL
In the simple Quadratic model the mobility and the VT is
assumed to be constant.
un(x)= uo (2.13)
(A) Linear Region 0< VDS< VGS- VT and VGS >VT
channel charge is given by
Qn(x)=- Cox*(VGS-VT-V(x)) (2.14)
Substitute eq.(2.13) and (2.14) into (2.12) we have
(2.15)
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(B) Saturation Region VDS >VGS- VT and VGS >VT
(2.16)
Tne above eq.(1.13) (2.l6) give very inaccurate results
as compared with measured device characteristics.[59]
This simple quadratic model is derived based on the
following assumptions:
1. The gradual channel approximation applies.
2. The carrier mobility in the inversion layer is constant.
3. The reverse-biased Junction leakage current is negligible.
4. The drain current consists only of the drift current and
the diffusion current is neglected.
5. In the linear region, the drain-source voltage is small
compared with 20F.
6. Beyond saturation, the drain current is constant.
7. The threshold voltage VT is independent of substrate bias VBS
and drain voltage VDS
2.5 SUBSTRATE-BIAS EFFECT ON VT
If the assumption#7 above is modified to include the
substrate bias effect with the threshold voltage VT, we have
for VDS= 0
(2.17)
and when .drain voltage VDS is applied
(2.18)
where p5(X) is the surface potential along the channel
(2.19).
Combining (2.17) to (2.19), we have
(2.20).
The channel charge eq.(2.14) is modified with (2.20) as
(2.14a).
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Assuming constant mobility uo, substitute eq.(2.14a) into
(2.12) and integrate between x=0 to x=L gives the well known




is the Gain factor
Eq.(2.21) attains its maximum value at
(2.23)
where
The determination of the on-set of the saturation region is
non-trivial. It would be simple if the linear region is defined
from 0< VDS< Vp and in fact such assignment had been done.
However for VDS= Vp, the following is found from eq.(2.14a)
So a lower value of VDS= V'p <VP for the on-set of
saturation voltage is more realistic. The search of suitable
expression for V'P is the aim of many articles on MOSFET
modeling[491,[53],[56]-[69].
Eq.(2.21) does not give good fit to drain current well
because uo s assumed to be constant while many experiments
shown that the mobility uo is function of the applied electrical
field. The mobility should be modeled accordingly and resulted in
reasonable accurate models [56]-[59].
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2.6 INVERSION LAYER CARRIER MOBILITY MODELING
2.6.1 INTRODUCTION
With the advance of VLSI towards the submicrometer
circuit dimension, it is imperative to have a better
understanding and accurate models for the mobility of the surface
inversion layer carriers so that accurate simulation can be
carried out. As device dimension continues to shrink, the normal
electrical field in the inversion layer is greater with a thinner
gate oxide if the power supply is not scaled accordingly.
Existing models are largely empirical and the most widely
used CAD models 1591,[65], [67] derived from the Schrieffer's
classic work[731 which includes the surface diffuse scattering
and the bulk scattering by employing the Mathiessen's rule.
However it is observed that for modern thin oxide MOSFET,
there is significant deviation from this classical theory[341-
1381 especially at high field. Many authors suggested that
Quantum Mechanical treatment is' required to describe such
observations.[401(43][441
2.6.2 CLASSICAL SURFACE DIFFUSE SCATTERING MODEL
A crude approximation for the classical surface diffuse
scattering carrier mobility will be presented below [73].
Consider the standard textbook mobility expression(741
(2.24)
scattering relaxation time
mean free path of carrier
effective mass of carrier in the inversion channel
Vth is the thermal velocity defined as
(2.25)
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Let 1 be twice the classical inversion layer thickness Zch•
For constant normal electrical field E in the inversion layer,





Combining eq.(2.24),(2.25) and (2.26), the surface. mobility is
given by
(2.27).
The Mathiessen's rule is applied to include the effect of bulk
scattering ug to give the effective mobility ueff as
(2.28)
2.6.3 CLASSICAL SEMI-EMPIRICAL MOBILITY MODEL
The effective inversion layer mobility ueff depends on
many fundamental scattering mechanisms including the surface and
bulk phonon scattering, surface roughness scattering,ionized
impurities scattering, oxide trap charges scattering, interface
traps scattering and hot carrier mobility reduction in high
lateral field(42]. If these mechanisms are assumed to be
statistically independent, then the Mathiessen's rule can be
applied to give the total reciprocal effective mobility as[42]
(2.29)





uo: bulk mobility in the absence of electric field and
other scattering mechanism
use: mobility due to all the scattering mechanisms
(assuming mainly the surface diffuse scattering)
Usa: mobility accounting for the carrier velocity
saturation effect at high lateral electric field
The velocity saturation effect can be approximated as
[59],[67],[65],[57]
(2.31)
where Bsat is a proportional constant.
The effective lateral electric field EL(x), to a first
approximation, is equal to the average lateral field VDS/L
yielding
(2.32).
To a good approximation, the scattering mobility can be
formulated similarly[59],[68],[52],65],[57],[67][,[52]
(2.33)
where EN(x) is the effective normal field applied across the
inversion layer at a distance x from the source end.
Hence the effective mobility can be written as
(2.34)
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The effective normal field across the channel as proposed by




E1(x): electric field normal to the surface at the
Si02- Si interface
E2(x): electric field normal to the surface at the
channel-space-charge interface





QB(x): is the bulk depletion charge at x
QN(x): is the inversion mobile carrier charge at x
Substitute eq.(2.36) and (2.37) into (2.35)'to give the effective
normal electric field in the inversion layer as
(2.38)
Satter[65],[66] suggested a general expression for EN(x) as
(2.39)
where k is a fitting parameter to be extracted from electrical
measurement. For simplicity we will follow the general
definition with k= 2.
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With eq.(2.38), the effective mobility expression eq.(2.34)
becomes
(2.40)
Equation(2.40) will be used in the present project for the
derivation of the MOSFET source-drain current even though this
formulation may not be the best fit to the experimental data as
noted by many authors.[59][60]
2.6.4 OTHER MOBILITY MODELS
Many authors had proposed different empirical models for
the mobility dependence on the normal electric field.
Sun(311 proposed that the dependence of the effective
mobility should be approximated with a power relation as
Yamaguchi[41] suggested another fitting relation as
Rothwarf[[40] suggested the quantum mechanical inversion
layer channel broadening effect and the surface roughness
scattering should be included.
Scharwarz[40I and Lin(43) suggested that the quantum




in this section, a summary of the model equations is
presented, followed by a necessary description of some of the
model parameters. The derivation of the model equations in' the
linear region will be described in Section 2.8. In this project
we are mainly interested in the application of the model
equations in the linear region for the extraction of the
processed MOSFET parameters and then compares the accuracy of
different extraction methods. The saturation region current
equation will not be derived and a complete description can be
found in Hanafi[59].
2.7.1 THRESHOLD VOLTAGE MODEL- VT
The threshold voltage is defined as
(2.41)
(2.42)
is the threshold voltage at zero substrate bias(VBS=OV)
Os= 20F is the surface-inversion potential.
(2.43)
is the body factor.
VT= VT(L,W,VDS) is a function of the device dimension and bias
condition. For small VDS,VT can be determined by extrapolation




VTexp VT+ VDS/2 VGS
Fig.2.2 Extraction of VT
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2.7.2 BODY FACTOR- K
The short and narrow channel effect on the VT is
incorporated into the body factor K by extending the relation of
the body factor coefficient to include the device dimensional
factors W,L as[64]
K= K1- K2/L +K3/W (2.44)
where K1 is the large area Body Factor as given in eq.(2.43) and
L is the channel lengthh.W is the channel width.
Mormandin[75] suggested a body factor model including the
junction depth Xi as
K= K1(l-(Xj/L)*ln(e*L/Xj)) , e=2.71828
and claimed to give better result.
The body factor can be determined from the slope by plotting VT
against (20p --VBS )1/2 (20F) 1/2
where
20F is twice the "bulk" Fermi. potential in the channel.
20F is approximately equal to 0.6V for doping level of
1.5*1015 cm-3. For simplicity, this value is used
throughout this project.
Physically the value of K is dependent on the doping
profile in the channel. For uniform doping channel, K is
obviously constant. In most cases channel implants are used for
threshold voltage adjustment resulting in non-uniform doping (as
the MOSFET fabricated for the present project) in the channel
region, K is not constant and depends on the bias condition. K
may be treated as a constant to a good approximation over a
certain range of voltage of interest( VBS< -1.5V and VDS> OV)
as will be shown by the measurements in later chapter.




2.7.4 SATURATION VOLTAGE- VdSat
The saturation voltage determined whether the MOSFET is in




u is mobility of carrier in cm^2/V-s
Ec is critical field in the channel (in V/cm) for carrier to
reach the saturation velocity VL, and
(2.47)





The factor a describes the lowering of the drain current due to
the bulk charge in the substrate. 0 and U are mobility
modulation factors. The factor 0 is the mobility degradation
factor due to the surface scattering of carrier in the inversion
layer and U accounts for the drain field induced velocity












N= impurity density at the drain space cnarge region
Xj= junction depth in cm.







2.8 DERIVATION'OF THE MOSFET EQUATION IN THE LINEAR REGION
The Refined Model current equations are derived based on
the following modifications to the assumptions for the simple
quadratic'model(in Section 2.4):
1. Retention of the entire bulk doping term( over riding
assumption #5, #7)---- equation(2.20)
2. Inclusion of the dependence of mobility on gate and drain
voltages (modifying assumption #2)---- equation (2.40)
3. Inclusion of channel length modulation
( modifying assumption #6)
4. Inclusion of intrinsic source and drain series resistance
( previously neglected)
The above modifications will be considered individually in
the following.
The derivation of the saturation region current equation
will not be described and a complete description can be found in
reference [59]
2.8.1 BULK DOPING TERM( SUBSTRATE-BIAS EFFECT)






can be approximated numerically in the range





The detail of such approximation is given in Appendix C.





2.8.2 CARRIER MOBILITY DEGRADATION
From the result in section 2.6, the modeling of the




QB(x): is the bulk depletion charge at x
QN(x): is the inversion mobile carrier charge at x
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Where Egs.(2.59),(2.60) and (2.62) were utilizea.
With the above simplifications, the mobility can be expressed as
Ueff
(2.69)
The general expression for current in the linear region is then
given by Eq.(2.61) with the mobility u modified as in
eq.(2.69)
(2.70)
where a is defined in eq(2.62).
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2.9 EFFECT OF SOURCE AND DRAIN SERIES RESISTANCE ON MOSFET
MODEL EQUATION IN THE LINEAR REGION
2.9.1 INTRODUCTION
As was shown by many authors, the presence of parasitic
source and drain series resistance can seriously affected the
measured MOSFET characteristics and their effect should be taken
into account during parameter extraction.[2](12][13][22]-[24]
Their effect becomes more important for modern LDD MOSFET
(lightly-doped-drain MOSFET) which consists of shallow lightly
doped source and drain regions at the channel edges in order to
reduce the hot carrier effect.
In this section the parasitic source and drain resistances
are incorporated into the linear region current model
equations(2.69) and (2.70).
2.9.2 MOSFET STRUCTURE
Fig.2.3 shows the cross-section views of the PolySi-gate
self-aligned MOSFET structure. Due to the dimensional offsets in
the mask-making and photolithography steps added with the lateral
diffusion of the source/drain diffusion regions, the effective
dimension of the intrinsic MOSFET is usually different from the
designed values.
The meanina of the symbols used in Fia.2.3 is as follows:
Lm : designed channel length
Lp : measured Poly gate length by optical method or SEM
Leff: effective channel length( approximately equal to the
metallurgical source/drain junction separation)
Win : designed channel width
Wp : measured Poly gate width by optical method or SEM
Weff: effective channel width with reduction due to offsets and
channel stop lateral diffusion
RS : parasitic resistance at source end( including contributions
from contact resistance, diffusion pocket resistance
current crowding effect at channel edge)




















Fig.2.3(B) Cross section view of MOSFET perpendicular to
channel( see text for meaning of symbols)
Define the channel length and width reductions as:
L= Lm- Leff (2.71)
W= Wm- Weff (2.72)
These are the two parameters depending on particular MOSFET
fabrication process and should be determined for device
characterization and process monitoring purpose.
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2.9.3 DERIVATION OF LINEAR REGION MODEL CURRENT EQUATION
WITH PARASITIC SOURCE/DRAIN RESISTANCES





is the MOSFET Gain Factor at low applied field condition.
Fig.2.4 shows the schematic
Ddiagram of MOSFET measurement in
the presence of parasitic
resistances Rs, Rd and R1. Ra
VD
The voltages as applied to the
Gintrinsic MOSFET are shown as
VDS VDSprimed symbols and the unprimed
VBSVGS VS








VI GS: gate-to-source voltage applied to the intrinsic MOSFET
VI BS: substrate-to-source voltage applied to intrinsic MOSFET
VI DS: drain-to-source voltage applied to intrinsic MOSFET
VGS: external applied gate-to-source voltage
VBS: external applied substrate-to-source voltage
VDS: external applied drain-to-source voltage
Rl: parasitic external series resistance( in this project
external resistors are intentionally added in series with
the source end for DC parameter extraction method as will




The voltages applied to the intrinsic MOSFET are
(2.77)Vi DS= VDS- IDS*RT
(2.78)Vi BS= VBS- IDS*(R1+ RS)
(2.79)V! GS= VGS- IDS*(R1+ RS)
Using the primed voltages symbols for the intrinsic MOSFET, the
MOSFET current model equation (2.73) becomes
(2.80)








2.9.4 SIMPLIFICATION AT LOW DRAIN VOLTAGE
Eq.(2.83) is too complicated to use and can be much simplified if
(2.84)
(2.85)
These conditions can be satisfied for typical MOSFET at
Consider typical MOSFET condition with gate oxide thickness of 500A




Hence condition (2.84) and (2.05) can be satisfied even for R1 of
several hundred ohms and the approximation is very accurate for
VDS < O.1V.
Equation (2.83) is then simplified as
(2.86)
For VDS< O.1V, eq(2.86) can be further simplified with a= 1
and the last term in the nominator of right-hand side being
neglected
(2.87)
which can be written in the form
(2.88).
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For R1= 0, eq.(2.88) may be written as
(2.88a)




is the intrinsic channel resistance.
Eq.(2.89) shows that the total measured resistance Rm is linear
with the external series resistance Rl for constant external
applied voltages VGS ,VDS and VBS. This linear relation would
be justified with measurement in Chap.3 and is utilized in the DC
extraction methods to even out the parasitic external resistance
during measurement.




Eq.(2.92) can be further simplified if the last term in the right
hand side is neglected, and the drain current equation becomes
(2.93).
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The above simplification is valid only when
However for tvuical values
small. compared with
This simplification will underestimate the drain current IDS
and is more serious for short channel device at low gate bias and
high substrate bias. At high gate-bias and low VBS the whole
body-effect term 2K0(20F- VBS) 1/2 contributes negligible small
effect on the denominator of equation (2.88a) and the simplified
(2.93) is applicable.
Equation(2.93) is the same as that used by Liri[43] who had
observed the breakdown of classical inversion layer carrier
mobility theory when high vertical field was applied to the
channel and suggested to use quantum mechanical treatment at such
high field condition. Similar results were also observed in the
present investigation but, at a lower critical field than Lin
observed and is more close to his theoretical prediction.
Eq.(2.93) will be used in one of the DC Parameter Extraction
method( in this project, the method is given the name Simplified
Local Method(SLM)) as that used by Lin[43]
Eq.(2.88a) will be used for the new extraction method( which is
given the name Completed Local Method(CLM)) developed in this
project.
2.10 SUMMARY
In this chapter, a simple MOSFET current model has been
presented. Significant, substantial modifications have been made
to improve the model by including the entire bulk doping terms,
the dependence of the carrier mobility on gate voltage, drain
voltage,series source and drain resistance, and channel length
modulation in the saturation region.
Simplified linear region current model equations
(2.88),(2.88a),(2.93) are derived which will be used for MOSFET
Parameter extraction methods as described in later chapters.
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CHAPTER 3 BULK SI MOSFET DEVICE FABRICATION, STRUCTURE AND
ELECTRICAL MEASUREMENTS
In this chapter the fabrication, structure and
electrical measurement of the Bulk Si NMOS FET used in this
project will be described.
3.1 BULK SI MOSFET TEST TRANSISTORS FABRICATION
The transistors were fabricated using a well established
self-aligned PolySi-gate LOCOS NMOS process and the fabrication
process flow is summarized below.
The process described here was typical for the 64K DRAM
having a design rule of 2.5um with double-PolySi/single metal
layers which the writer had contributed to develop. The 1st
PolySi layer is for the holding capacitor while the 2nd Polysi
layer is for transistor gate electrodes and RAM cell word lines.
The 2nd PolySi is heavily doped with Phosphorous at 1000°C in
order to reduce the cell access time. As the 1st PolySi layer
processing was not relevant for the present project, its
processing steps were omitted. All critical processing steps
were performed by the writer to ensure correct fabrication
process and good final result.
1). STARTING SUBSTRATE: 9-12 ohm-cm 4" p<100> B-doped Si wafer
2). STRESS RELIEF OXIDE( SRO): 530A 1000°C dry oxidation
3). LPCVD NITRIDE DEPOSITION
------ low pressure chemical vapor Si3N4 deposition
by the reaction of Ammonia and DiChloroSilane( DCS).
Deposition temp.= 770+/- 10°C
Deposition time= 31 min.
Deposition pressure: 375+/-5 mTorr
Nitride thickness: 1400+/- 100 A
4). ISLAND MASK AND ETCH
----- define the active area
----- nitride on field area is etched
----- Plasma dry etch in CF4/ 9% 02
----- optical end-point detection plus 8% over-etch
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5). FIELD IMPLANT
------ for channel stop to increase the field area













6). FIELD OXIDATION( LOCAL OXIDATION, LOCOS)
Oxidation in pyrogenic steam at 1000oC
Oxide thickness: 9500+/- 500 A
active area is protected by the nitride layer from









7). NITRIDE STRIP---- hot Phosphoric acid 155+/-2o C
8). PRE-GATE OXIDATION( SACRIFICING OXIDE)
----- to avoid the gate oxide thinning problem due to
oxynitride formation during FIELD OXIDATION
(white ribbon effect)
1000 oC, Tox= 250- 550A
OXIDE REMOVAL in diluted HF
9). GATE OXIDATION in dry Oxygen,1000+/-1 oC ,60min.
Oxide thickness= 530+/- 30 A
10). CHANNEL ENHANCEMENT IMPLANT
------ to adjust the threshold voltage








11). LPCVD POLYSILICON DEPOSITION
------ by the pyrolysis of Silane (SiH4)
Furnace temp.= 620+/- 5oC
Deposition pressure= 250+/- 5 mTorr
Deposition time= 32 min.
Poly-Si Thickness: 3500+/- 300 A
12) . POLY DOPING by POCI3 , 1000 +- 1.0 °C , 20 min.
Rs = 7 - 13 ohmsq.
sheet resistance vas measured on single-crystalline Si
15-35 ohm-cm P100 wafer using Four Point Probe,
doped oxide etch: H2O : HF = 4 : 1 for 20 sec.
13) . POLY MASK AND ETCH Dry etch in CF4 4% 02 plasma
with optical end-point detection plus 5% over-etch
14). OXIDE REMOVAL strip oxide in SD area
15) . LIGHT OXIDATION dry 02 , 1000°C, 35 min. 350
Grow oxide in the sourcedrain region to prevent
implant channeling during SD implant
16) . SOURCE-DRAIN IMPLANT to form sourcedrain N+ region
Ion species : ARSENIC ( Ast )
Energy : 80 KeV
_ 16 -2








16) . PSG DEPOSITION
deposition of PhosphoSilicate Glass ( PSG ) to form
the interlayer dielectric between Poly-Si and
upper A1 interconnection lines
LPCVD deposition of PSG by the reaction of
SiH4 , O2 and PH3
Furnace temp. = 430 +- 5 °C
PSG thickness = 8200 +- 500
phosphorous content = 5.0 +-1.0 % by wt.
17) . CONTACT MASK AND ETCH
plasma dry etch in C2Fg plasma diluted in He gas
optical end-point detection with 10% over-etch
18) . PSG REFLOW
to densify the LPCVD PSG layer deposited at low temp,
to smooth out the PSG layer over the Poly
steps for better step coverage of upper A1
PSG Reflow in POCI3 doping furnace
Furnace temp. = 1000+-1.0 °C
Rs = 7 - 11 ohmsq.( on monitoring wafer)
phosphorous-doped reflow glass etch in buffered
HF(HF:NH4F = 1:20)
19) . SUBSTRATE CONTACT MASK




Al1% Si 99.9995% PURITY
Thickness = 0.9 +- 0.1 urn
Substrate temp, during deposition = 250°C
21) . METAL MASK AND ETCH
To define the upper A1 interconnection lines
A1 etchant H3PO4 : HNO3 = 24 : 1
End-point detection with IR detection through wafer
7% over-etch
Si residue removal by CF44%02 plasma for 10 sec.
22) . ALLOY IN FORMING GAS
To sinter All%Si layer
to form better contact between A1 layer and Si
substrate
reduce radiation damage caused by plasma radiation
during Sputter deposition process
450°c , 60min.
23) . PASSIVATION LAYER DEPOSITION,
APCVD low temp. Si02 by the reaction of SiH4,02 and PH3
deposition temp. = 425+-10 °C
1st layer : 5000+-700 A phosphorous content 4% by
weight
2nd layer : 2000+-300 undoped
24). PAD MASK
open bonding pad windows
CVD Oxide etchant : Ammonium Fluoride diluted in
Acetic acid
25). WAFER TEST
to ensure correct fabrication process
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3.2 DEVICE STRUCTURE
The devices used in this project consists of an array of
10 NMOS FET with designed channel width Wm= 15 um and designed
channel length Lm= 3,3.5,4,4.5,5,5.5,6,7,9,11 um. Fig.3.1
shows the microphotograph of the fabricated transistor array. It
is a common source/common polygate structure. The separations of
the contact to the transistor channel edge are designed to be the
same for all transistors. The source and drain series
resistances caused by the diffusion pockets are expected to be
similar for transistors in the same array.
There were 5 test dice on the same wafer and totally two good
wafers survived after all the fabrication steps.






Fig.3.1 Microphotograph of the fabricated transistor array used
in the parameter extraction (sample :15a-16-C-F1-F11)
Because of the common source and common gate structure, should
any one transistor be defective the whole array would become
useless for the extraction methods used in the present project.
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For this reason all transistors were tested to ensure only
functionally good test dice were scribed and bonded for
electrical measurement. This screening process sorted out two
dice from the same wafer for DC Extraction method and 3 test dice
from another wafer for AC extraction measurement.
For the parameters extraction algorithm described in later
chapters, it was assumed that the variation of the
characteristics of transistors fabricated on the same test die
was negligible. Different die fabricated on the same wafer was
found to have closely matched characteristics. Typical results
was reported in this project.
Large area MOSFET of Wm/Lm= 464/464 um/um was also
presented on the same test die and was used for capacitance
measurement to determine the gate oxide thickness. Fig.3.2 shows
the microphotograph of such a large MOSFET.
SOURCE
GATE
Fig. 3.2 Microphotograph of the fabricated large area MOSFET
of size Wm=464um, Lm=464um( Sample:15a-16-C-J)
DRAIN
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Other test structures on the same test die included
resistor cross structure for sheet resistance measurement and
alignment/overlay accuracy checking patterns. The low yield of
the functionally good transistor arrays was not a fabrication
process problem and was believed to be caused by static discharge
rupture of gate oxide during handling because the common
transistor gate is not clamped with protection diodes as shown in
Fiq.3.1.
3.3 ELECTRICAL MEASUREMENTS
3.3.1 TEST DIE PREPARATION
The 'functionally good test die was first scribed out
from the fabricated wafer using diamond dicing saw and then
attached to CERDIP package using silver epoxy. Al wire bonding
was used to connect the test die bonding pad to the package leads
using an Ultrasonic AL wire Bonder. The whole package was then
placed inside a metal shield box and connections to instruments
were made with shield coaxial cables. All these precautions were
necessary to minimize the parasitic resistance and noise during
measurement.
3.3.2 ELECTRICAL MEASUREMENT HARDWARE
All electrical I-V measurement was made with a home-built
Integrated Parametric Tester. The Tester will be described in
Appendix A. It consists of mainly three digital programmable
constant voltage sources and a current-to-voltage converter for
MOSFET measurement and is controlled by the IBM PC through the
I/O board and the 12-bit A/D-D/A conversion board. The resolution
of the Tester is around 1.5mV and O.lnA. Fig.3.3 shows the













Fig.3.3 Schematic representation of MOSFET measurement
** R1 is series resistors used for DC Parameter extraction
Alernrithm_
3.3.3 PRELIMINARY MEASUREMENT RESULTS
All electrical measurement was performed at room
temperature.
In this section, preliminary electrical measurement
results are presented with analysis to determine the basic
parameters necessary for the MOSFET parameters extraction methods
described in Chapter 4.
(A) GATE OXIDE THICKNESS-- Tox
The gate oxide thickness was measured during wafer
fabrication with the NANOMETRIC NanoSpec/AFT Film Thickness
Measurement System which used the light interference method.
As the gate oxide might be etched during the cleaning steps,
Tox was checked by High Frequency CV measurement. Fig.3.4(a)
shows the HF CV curves of the large large area MOSFET with the
source/drain contacts floated. Fig.3.4(b) is the same MOSFET but
with. the S/D connected to the substrate to produce a quasi-Low
Frequency CV curve.
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The CV curves were analyzed with the CV analysis program by
Ong[75]. The surface doping concentration was determined to be
NA= 5.5*1015cm-3 and the fixed oxide charge Qs varied from
3.5*1010 to 4.5*1010 cm-2. The value of NA determined by CV
method is higher than the substrate back ground concentration NB
( around 1.2-1.5*1015 cm-3). This discrepancy was caused by the
channel threshold adjustment implant which increased the surface
concentration.(see Fig.3.5 of the doping profile measured with
the MSI model-868 Automatic Profiler) Table 3.1 compares the
values of Tox obtained with different methods.
Tox( nanometer)
sample during wafer quasi-LF CVHF CV
fabrication
55.0 54.2 54.115a-23-C-J
•.15a-16-L-J 54.5 53.7 53.5
Table. 3.1































(a) sourcedrain floated (b) sourcedrain connected to
snhstraTp
Fig.3.4 High Frequency CV measurement of large area MOSFE
sample:15a-16-L-J ( WL = 464464 umum )
Fig.3.6 Doping profile
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(B) I-V characteristic of MOSFET
The I-V characteristics of the MOSFET were measured
using the Integrated Parametric Tester.
Fig.3.6a shows the I-V curve of the large area MOSFET.
Fig.3.6b shows the I-V curves of the MOSFET from the
transistor array with Wm = 15um and Lm = 3,5,9 urn. Measurement
was also checked with Tektronic 576 Curve Tracer and no












Fig.3.6a I-V curves of the large area MOSFET





























(C) EXTRACTION OF THRESHOLD VOLTAGE — VT
The threshold voltage is defined as the intercept of the
extrapolation of the IBs - Vqs at maximum slope to the Vqs axis
with Vpg 0.1V according to the Vp model developed in Section
2.7.1 (see also Fig.2.2). The extrapolated reading VipeXp is
equal to V«p + VDg2 (according to eq.(2.70) and the simplified
form (2.88) ).
For all the measurement in the linear region , the drain
voltage VDS was set at 75mV . At this low bias , it can be
assumed that a uniform lateral field and inversion charge
distribution was maintained along the channel.
Fig.3.7 and 3.8 show the Ipg ~ GS curves and VpeXp at different












- CATE-EOURC-VOLTACE- ( V )
Fig.3.7 Extraction of VTeXp for VBS=0 to -10V WL=155umum
EmCTION OF VT WD BODX FXCTOR X
SIMPLE: 15a-16-C-J
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DESIGNED( DRAWN) CHANNELENGTHLg ( um)
Pig.3.9 Variation of VrpeXD with channel length Lm
(D) VARIATION OF Vm WITH Lm AND VBS
Fig.3.9 shows the variation of the extracted threshold
voltage with the channel length Lm at Vgs = 0V. The decrease of Vp
for small Lm is due to the short channel effect .
Fig. 3.10 shows the dependence of the Vp value with the















SUBSTRATR-SOURCXBIAS VB3( V )
Fig.3.10 Dependence of the VT with the substrate bias VBS
(E) EXTRACTION OF THE BODY FACTOR — K
The body factor K is extracted from the slope by
12 12
plotting V-p against (20p - Vgg) - 20p) (see Sec.2.7.2) as
shown in Fig.3.11 for an array of transistors with constant
channel length Wm and Lm = 3um to Hum. K is constant for
BS -1.5V and decreases with the channel length due to- short
channel effect. For small VBS , the body factors of all devices
approach a constant value of K'=0.445V











Pig.3.11 Extraction of Body Factor for transistor array on
same test die with Wm=15um and Lm=3um to Hum.f
I
Fig.3.12 shows the extraction of Body factor for the large area
MOSFET of WmLm=464464 umum . Similar to Fig.3.11 the body
factor is constant for VBB -1.5V and is equal to 0.372V while
for small VBB its value approaches K'=0.56V The variation of
K with VBg is due to the non-uniform doping profile in the
channel caused by the threshold adjustment Boron implant. The
doping level decreases from the surface toward the substrate
and approaches a constant value NB , the background
concentration. For small VBS , the depletion layer is mainly
contributed from the implanted doping concentration and K is
larger according to its definition K (see eq.(2.42J).
For large VBS such that the depletion layer grows deep into the
substrate, the body factor K will approach a constant value
12
proportional to (NB)







Pig.3.12 Extraction of body factor for large area MOSFET
WL = 464464 urnurn
The value of the channel doping concentration is calculated for
the large area MOSFET (without short channel effect) using
eq.(2.42). Table3.2 compares the values obtained from the body
factor and the High Frequency CV method for the large area
MOSFET.
sample
Mg is determined from the starting wafer resistivity 9-12ohm-cm
using the resistivity-doping concentration curve in Sze[46].
(F) VARIATION OF BODY FACTOR K WITH CHANNEL LENGTH Lm
In Fig.3.13 the Body Factor is plotted against the designed
channel length Lm. There is a continuous variation of K towards
the Large area value K=0.372.





DESIGNED( DRAWN) CHANNELENGTHL. ( u» )
Fig.3.13 Variation of the body factor with the channel length
In Section 2.7.2, the body factor is modeled to include the
the device dimensional factor W , L as
(2.44)
vhere W and L should be the actual ( or effective ) channel width
and length of the MOSFET and K1 is the K value for large area
MOSFET.
In Fig.3.14 , the extracted body factor K is plotted against the
inverse of the effective channel length Leff for the transistor
array of Wm = 15um. The mean channel length reduction AL
is obtained from the DC Parameter Extraction Method(Local method)
described in Chapter 4. The data can be fitted to the equation
K = 0.374 - 0.2Leff (3.1)
shoving that the simple Body Factor model in eq.(2.44) is
acceptable for the MOSFETs studied in this project.
The closeness of the intercept K1+K3W = 0.374 to the large area
body factor K=0.372 from Fig.3.12 shows that the narrow channel
effect for Wm = 15um is not significant.
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Fig.3.14 Body factor Vs 1Leff to demonstrate the simple Body
Factor model K = Kl - K2L + K3W (eq.(2.44))
3.4
EFFECT OF EXTERNAL SERIES RESISTANCE R1 AT SOURCE END ON
ELECTRICAL MEASUREMENTS OF MOSFET
In Chapter 2 Section 2.9 , we have included the effect of
series SD resistance and external resistance Rj on the refined
current model equation in the linear region for VDS 0.1V. The
total measured resistance Rm is given by the simplified current






is the intrinsic channel resistance.
Eq.(2.89) shows that the total measured resistance is linear with
for constant external voltages. For Ri = 0 , we have
(3.2)
the MOSFET total resistance.
Em were measured for a MOSFET and with different values of load
Resistance R on the source end for constant bias condition.
If Rm is plotted against R]_ , it is expected to have
s lope
intercept at Rm axis
In Fig.3.15 ,the measured total resistance Rra is plotted against
Rl for MOSFET with WL=153 umum. Ron with Ri = 0 is also shown.
The slopes is close to 1 to within 1% of error while the
intercept Rl is closely matched with R0n
Fig.3.16 show the result under different gate voltage VGS.
These results show that eq.(2.89) is applicable.
In this project both the Ron and the extrapolation data Rl were
used in the DC parameters extraction Methods. By using Rl, the
extracted results are usually less scattered. This is because the
effect of external parasitic resistances during measurement was
evened out in the regression of Rm Vs R•
Rm Vs LOAD - RESISTANCE RL at VGS=5V


















SERIES LOAD RESISTANCE RL ( ohm )
Fig.3.15 Comparison of extrapolated total MOSFET resistance
Ron and the intercept Rl of extrapolation of Rm Vs R


















SERIES LOAD RESISTANCE RL ( ohm )
Pig.3.16 Comparison of Rm Vs Ri for the extraction of R1
at different gate voltage Vqs
In the Integrated Parametric Tester, the series load resistors
R]_ = 10,75,100,250,and 400 ohm were connected between the current
input and the I-V converter. The resistance range was selected
by Mercury-contacted Reed Relays such that the parasitic contact
resistance was below 0.01 ohm.
3 . 5 SUMMARY
In this chapter the fabrication and structure of the
MOSFET array used in the parameter extraction were described.
Basic parameters including Tox,,Vt, K and I-V curves were
measured. The simple model for body factor K=K1-K2L+K3W was
justified.
The effect of the external series resistance at source end
v •
Hi was studied and the extrapolated total MOSFET resistance Rl
were utilized to provide less scattered results for DC Parameter
Extraction Methods.
CHAPTER 4 EXTRACTION OF BULKSI HOSFET PARAMETERS
4.0 INTRODUCTION
The main problem of CAD circuit simulation is the
specification of the model parameters. As most MOSFET models use
a semi-empirical approach, some parameters may not have
significant, physically well-defined values, and others for which
physical values do not give the best fit to actual device
characteristics. This makes the extraction of model parameters
from measured device data a necesscity. Various methods have been
used to extract the MOSFET model parameters11]-1281 165][66]168 J.
The most global approach makes use of general-purpose
optimization technique to find the non-linear least squares fit
of the model parameters to a set of measured device data.t15]
This method usually involves sophisticated optimization algorithm
and all model parameters can be obtained in a single operation.
Moreover it is not model dependent and the CAD circuit simulation
model can be used directly for parameter extraction. However the
extracted parameters usually do not convey the original physical
meaning and are empirical in nature.
Another most widely used technique extracts parameters one
at a time or in a small group making use of linear least squares
fitting method on a small portion of the model and measured data
from a limited region of a device's operating range.[1]-[14][16]-
t281[43][521[59] The extracted parameter is assumed fixed and
accurate for extracting further parameters. This approach does
not account for the interaction of the parameters or the
applicability of the extracted parameters to regions other than
that it was obtained. Another limitation of this technique is
that the extraction routines must be tailored to specific device
model and needs significant overheads in modifying or replacing
the model. However, the parameters extracted usually carry some
Physical insight into the MOSFET device characteristic,e.g. the
channel length reduction indicates the lateral diffusion of the
source-drain diffusion region. In the present project, the 2nd
approach was used.
For the 2nd approach, many methods had been proposed in
the literature for conventional and LDD MOSFETs. All those
methods in the literature can be classified as either DC methods
which measure the DC characteristics of the transistor and use
multiple curve fitting and data reduction to find the parameters
tl]-[131,[221-I24],[431[52][54]t 59 3[65][66][68] or AC methods
which use ac measurement technique to extract the
parameters.[251-1281
For the conventional MOSFET all those methods used the
Classical MOSFET current model equation similar to equation
(2.89) derived in Chapter 2 except with the external series
resistance Ri=0,
(2.89)




is the intrinsic channel resistance.
The difference among those methods appeared in the literature
are either one of the following : (l)different data measurement
methods used (DC or AC) ,(2) curve fitting sequence applied to
eq.(4.1.1) for data deduction to obtain the final MOSFET
parameters( for DC method only) and (3) the approximations made
to eq.(4.1.1) to ease their extraction procedure.
The classical MOSFET current equation (2.89) or (4.1.1) above is
based on the following assumptions:
(1)
(2)
The low field mobility u0 is a constant,
The mobility degradation factor 0 is independent of the gate
voltage.
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Further assumptions or simplifications used by many authors
include the following:
(3) All parameters are gate voltage independent.[1]-[4] [61-191
(59](52)(54][57]
(4) The substrate-bias term in eq.(2.89) is ignored.[1-4](6-13]
(25)(27](28]
(5) parameters are extracted at a limited region of the device's
operating range and these extracted parameters are assumed
to be applicable over all the operation range of the model
equations.[591
Device model simulations using the above constraints will produce
inaccurate result unless extra fitting parameters are judiciously
chosen to bring the best fit to the measured data.[59]
However recent results (10](24)[66] indicate that the effective
channel length Leff( hence AL) and the source/drains series
resistance Rsd are gate-voltage dependent especially for the LDD
structure. Leff and Rsd are two inseparable device parameters
when one gets larger, the other will become smaller. Lin[43]
showed that the mobility uo and the mobility degradation factor
as defined in the Classical mobility model were also gate voltage
dependent and quantum mechanical treatment of the inversion
carrier mobility was necessary when the normal electric field
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applied to the channel is greater than 5.5*10 V/cm.
For modern VLSI technology, the body factor term K is usually
large and cannot be ignored, assumption$2 above should be
modified accordingly. There is no physical reason to assume that
the parameters should be gate-voltage independent over all the
operation range of the device where the Classical mobility model
may not be applicable. In the present project, all the above
constraints were alleviated and the gate-voltage dependence of
the MOSFET parameters was investigated. New extraction
algorithms( DC Methods) or new measurement technique( AC Method
) were used to extract the MOSFET parameters at gate voltage from
1V to 15V for NMOS FETs. The DC extraction algorithms will be
described in Section4.1 and in Section4.2, the use of the AC
measurement method for parameter extraction will be described.
Results from different extraction schemes and the effect of high
gate field in MOSFET inversion layer and the extracted parameters
will be discussed in Chapter 5.
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4.1 DC METHODS FOR PARAMETER EXTRACTION
In the DC extraction method, the static responses of the
device conductance were measured for different external bias
conditions in the linear operation. region. The measured data
were then analyzed using linear least squares fitting.
Three different DC Extraction Methods are described in this
Section, they differ only in the sequence that equation (4.1.1)
were used for the linear regression of the measured resistance
data of the MOSFETs. They are distinguished as GLOBAL METHOD(GM)
and LOCAL METHOD( either SIMPLIFIED(SLM) or COMPLETE(CLM))
according to how the measured data are used in the 1st linear
regression For the GLOBAL METHOD the 1st regression involves
all the transistors in the same array, having constant channel
width Wm but different channel length Lm, at a single gate
voltage. For the LOCAL METHODS (both SLM and CLM) the 1st
regression involves linear regression of measured data from the
same transistor at different gate-voltage. The names are
suggested Just for convenience of reference and may not be
accurate literally.
4.1.1 DATA MEASUREMENT
The total MOSFET resistance Ron(or IDS ,Ron-IDS/IDS) was
measured for each transistor in an array at a fixed VDS of 75mV
and VBS=OV for the GLOBAL METHOD(GM) and the SIMPLIFIED LOCAL
METHOD(SLM). For the COMPLETED LOCAL METHOD(CLM), substrate-
source voltage VBS was set at OV, .-2,-4 and -6V. For simplicity,
the gate voltage was varied from 1V to 15.5V at 0.25V per step.
(Fig 4.1.1)(fig.4.1.2)
As was shown in Chapter3 Section3.4, when the external series
resistance Rl was used in the source end and the total MOSFET
resistance Rm is measured for various Rl, the extrapolation of
Rm versus Rl to the Rm axis would cut at R1 which was found to
match closely with Ron for R1=0. In this project both Ron and R1
were determined-and used in the extraction algorithms below.
IDS Vs VGS AT VDS = 75mV














Pig.4.1.1 The measured Drain Current for DC Extraction Methods
for some of the transistors in an array (Ron=Vj)sI DS J









Fig.4.1.2 The measured Drain Current for Complete Local
Method(CLM) (sample:15a-16-C-J, WL=464464umum)
4.1.2 GLOBAL EXTRACTION METHOD




Leff(VGS) and are assumed to be gate-voltage dependent
as a generalized case.
If the term A in eq.(4.1.5) was kept constant for an array of
transistor of different channel length Lm and constant width Wm,
then a plot of Ron(or R1 ) versus Lm would be a straight line.
If several lines with different values of A (i.e. different Vgg)
were plotted, they would intersect one another at
(This method was typically .used by many authors to determine the
channel length reduction [4][6][93[10](12][133 .
In plotting Ron (or Rl) versus Lm , linear regression to the data
points was used to find the best straight line. Fig.4.1.3 shows
a set of lines at different Vgg for the array of transistors as
described in Chapter3. All lines intersect at almost the same
point, at which Rscj and are determined to be llOohm and
1.37um respectively. Closer examination of the intersection
region as presented in Fig.4.1.4 shows that the intercept is not
unique especially at low gate-voltage.
The deviation from a unique intersect is caused by the variation
of VT for transistors with different Lm and hence the term A in
eq. (4.1.5) is not a constant. The difference in Vp for different
transistor in the array has profound effect on the accuracy of









dcsxcvcdoumno.ucnL. ( «. i
Fig.4.1.3 Measured channel resistance R1 versus Lm for an
transistor array. Lines for different VGS intersected at almost









Fig.4.1.4 Close examination of the intersection region for
Fig.4.1.3. The intersect is not unique especially for
low gate-voltage.
As was shown in [12] and [13] this method of Leff determination
,which was called Gate-Source-Bias Method(GS) in [12],using
constant Vgg bias for different transistors was prone to an error
of about 0.3um as compared with the metallurgical diffusion
junction separation and suggested constant gate overdrive (VGg-
VT)( giving constant values of A ) should be used to avoid the
geometry effect.
In order to simplify the electrical measurement procedure as
given in Section 4.1.1 and allow comparison with the LOCAL
METHODS described below, the constant VGS scheme was chosen. As
was shown by Chern[4], (see also Fig.4.1.4) measurement at large
VqS minimize the Vp effect and this GS Method is still
acceptable.
(A) Rsd and Al EXTRACTION
To determine the Rsd and AL at gate voltage VGS(i) , which
are denoted by Rsd(i) and L(i) in Fig.4.1.5 and Fig.4.1.6 for
R1 and Ron measured data, this GLOBAL METHOD(GM) uses closely
separated voltages VGS(i) , VGS(i+-l), VGg(i+-2) ... VGg(i+-n)
as expressed by
in the figure, where is an arbitrary small voltage.
Following the conventional Ron(or Rl) versus Lm plotting scheme,
one can generate (2n+l) lines centered around the VGg(i) as shown
in Fig.4.1.5(a) and Fig.4.1.6 which uses and As
long as the used in the measurement is not too large, this
scheme will provide a good approximation. By repeating this
scheme to different center VGS(i), one can obtain the Rsd and AL
as a function of the gate voltage for each of the measured data
points excepting those n points at both ends. The intersection
point is determined as the position where the sum of the squares
of the difference
is a minimum.
GLOBAL EXTRACTION OF Rsd AND AL
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F,ig . 4 .1. 5 .Extract ion of Rscq and by GLOBAL METHOD .
VGS() = 5V n=1 3 lines extraction.
GLOBAL EXTRACTION OF Rsd AND
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Pig.4.1.6 Extraction of Rsa and by GLOBAL METHOD
3 lines extraction.
The no. of lines used for this extraction scheme will affect the
scatter of the final extracted results, typical 5 lines ( n=2 )
and Vg=0.25V are sufficient to give closely clustered results.
The regression coefficient of the lines are usually greater than
0.9999. The more lines are used, the less scattering the result
will be, however this only provides an average value as was used
by Chern[4].
(B) EXTRACTION OF
From eq.(4.1.3) and eq.(4.1.5) the slope of the line
Ron(RD versus Lm at Vgs(i) is given by
(4.1.6)
If the low field mobility u0 , mobility degradation factor Q and
the effective channel width Weff are constant and independent of
the gate voltage as assumed in the classical MOSFET current model
derived in Chapter 2, then we would expect S2(i) is linear with
respect to
Fig.4.1.7 shows the plot of S2(i) versus
for VGS = 1 TO 15.5 V, ii is obvious from the graph that the plot
is not linear over the gate voltage range from 1 to 15V.
S2 Vs 1 (VGS—VT—VDS2)




Fig.4.1.7 S2 versus 1(VGS-VT-VDS)2
In order to determine the variation of the parameters with the
gate voltage, S2(i) is then plotted against
for The number of S2(i) data
points used for this plot is equal to (2n+l) and for
convenient is set to be the same range as for the RS(j and
extraction in (A) above.
S2U)Vs 1 (VGS-VT—VDS2):AT VGS(i)=5V
(GLOBAL EXTRACTION FOR R1 DATA )
Fig. 4.1.8 Extraction of u0CoxWef£ and Q) by GLOBAL METHOD
S2(i) are plotted against (VGS(i)-VT-VDS2) for
VGS(i) centered at 5V
j
Fig.4.1.8 shows the plot of S 2 ( i ) against 1 (VGg ( i )-Vi-VpS2 ) for
VGS(i) centered at 5V for 5 points regression. From eq.(4.1.6)
the slope S31 (i) and the intercept R3'(i) at the S2(i) axis for
gate voltage centered at VGg(i) of these plots are given by:
.(4.1.7)
(4.1.8)
Substitute (4.1.8) into (4.1.7), we have
(4.1.9)
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(4.1.9a)
If Cox was measured from H.F.CV and the body factor K was
determined as in Chapter 3, with 20p =0.6V , we can find
uQWeff at VGS(i) using eq.(4.1.9a).
Combining Eg.(4.1.8) and the result in (4.1.9a), the mobility
degradation factor 0 at VGS(i) is given by
0(0 = R3'(i)(u CoxWe£f(i)) (4.1.10)
For this GLOBAL METHOD parameter extraction algorithm, the
threshold voltage used in the eq.(4.1.6) and the body factor K
used in eq.(4.1.10) are not the same for different devices used
in this investigation due - to the' charge sharing effect[43](see
Fig.3.9 and Fig.3.13 in Chapter3). For this reason , the choice
of VT and K values was arbitrary and as expected only mean
values of parameters were extracted for GM. The effect of V«p on
the extracted parameters is shown in Fig.4.1.9, where the S2
values are plotted with respect to 1(Vqs-Vt~Vds2) for
various values of VT. ( 1(VGS-VT-VDS2) is plotted against S2 for
convenient) Vj« has profound effect for low VGG . The V«p
dependence ( or the geometry dependence ) can be overcome if
constant gate overdrive (VGg-Vp) (GD) [24] [223 is used for the
extraction instead of constant gate-source voltage VGS (GS)as
used in the scheme. In the present investigation GS scheme was
used for the ease of data measurement and the extracted
parameters can be compared with the LOCAL METHOD below. However,
for high gate voltage the effect of VT and K is not so serious.
S2 Wb 1CVCS-vT-vD92 FOR GLOflAL EXTRACT!OH













Fig.4.1.9 The effect of V»p value on the GLOBAL METHOD of
parameter extraction.
The algorithm of the GLOBAL METHOD parameter extraction scheme is
given in Appendix C.
4.1.3 SIMPLIFIED LOCAL METHOD
In contrary to the GLOBAL METHOD above, where mean values
of parameters were extracted, the LOCAL METHODS (both the
Simplified Local Method (SLM) and the Complete Local Method(CLM)
described in Section4.1.4 ) take care of the variation of the
threshold voltage VT and the Body factor K for device with
different channel length Lm and constant channel width Wm due to
charge sharing effect.




In order to simplify the the analysis below, eq.(4.1.4) is
modified as
(4.1.14)
The derivation of equation can be found in Chapter2 Sect.2.9.3.
De La Monedalll had applied the same equation to extract the
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MOSFET parameters without the body factor term 2K(20p -Vgs)
and did not investigated the possible gate-voltage dependence of
the parameters. Lin[431 used the same equation to determine the
gate-voltage dependence of the MOSFET parameters u0Cox and
mobility degradation factor 0 at a step size of IV and was not
further exploited to determine other parameters. This SLM allows
a comparison with Lin's result and the present method also
generated more detailed information that was not observed by
Lin(431.
In this Simplified Local Method(SLM), ve apply the modified
equation(4.1.14) to extract the parameters L, uQWef£ , Q and
RS3 , for an array of NMOSFETs with Wm=15um and gate oxide of
530A. The calculations were done at different small region of VGg
at a step size of 0.25V. A more complete extraction algorithm
will be presented in next section which do not make the
approximation in eq(4.1.14) and is believed to be more accurate.(
see Section 4.1.4)
Consider eq.(4.1.14) , if the MOSFET parameters were independent
of gate voltage, then it was expected that the plot of Ron(or Rl)
versus 1(Vqs-Vt-Vds2) would be linear.
Fig.4.1.10 and 4.1.11 show the measured resistance R0n or
extrapolated Rl) versus 1(VGS-VT-VDS2) for different
transistors from the same test die with VGS ranged from IV to
15.5V. The plots deviate significantly from linear relationship
especially for large VGS indicating that parameters used in
eq. (4.1.14) are not constant and are gate voltage dependent.
UFASURED RESISTANCE Vs 1 ('VGS-VT-VDS2')
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Fig.4.1.10 Measured MOSFET resistance Ron or Rl Versus
!(vGS ~ VT ) showing that that MOSFET
parameters might be gate-voltage dependent.
R1 Vs 1 (VGS - VT - VDS2 )
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Fig.4.1.11 R1 data versus 1(VGg,- Vj -Vpg2) for transistors in
the same array with Wm=15um.
The procedure of the LOCAL METHOD(LM) parameter extraction
algorithm begins by generating a first plot of Ron(or Rl) versus
at closely separated gate voltages centered around VGg(i)
Vqs(i) , VGS(i)+- AVg , VGS(i)+-2Avg , ,VGS(i)+-nAVg
where n = 1 , 2 , 3
and Av9 is an arbitrary small voltage, for present project this
value was set to Vg=0.25V.
The number of data points used for the linear regression is equal
to 2n+l. In general it was found that 5 to 7 points regression
were sufficient to avoid scattering of the final extracted
Parameters. The regression coefficients were typically greater
than 0.99995 for a 5 point regression.
Fig.4.1.12 shows the 5 points regression of R1 and Ron versus
1(Vqs ~vT vDS2) for both a short(Lm=3um) and long channel
(Lm=llum) MOSFETs with gate voltage centered at VGS=5V.
In Fig.4.1.13 the R1 data of a family of transistors on the same
array are plotted versus 1(VGS -VT -VDS2) for the determination
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EXTRACTION OF S3 AND R3 AT VGS=5V
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Fig.4.1.12 R1 and Ron versus 1(VGS - VT -VDg2) for the
determination of S3(i) and R3(i) at VGs(i)=5V.
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Fig.4.1.13 R1 versus l(VGg - Vp -Vps2) for a family of
MOSFETs to determine S3 and R3 at VGS(i)=10V
, V
From equation (4.1.14) the slope S 3(i ) and intercept R3(i) of the
plot Ron(or Rl) versus l(VGS(i) - VT(Lm) -VDS2) for HOSFET with




From eq.(4.1.15) and (4.1.16), for Lm and at VGS(i), we have
(4.1.17)
If the HOSFET parameters are independent of gate voltage, we
would expect that S3(i) and R3(i) are constant when plotted
versus VGS(i) (Fig.4.1.14) and from eq.(4.1.17) S3(i) and R3(i)
(Fig.4.1.15) should have a linear relationship at constant Vgg.
From Fig.4.1.14 and 4.1.15 it is clear that the MOSFET parameters
roust be gate-voltage dependent and their variation should be
determined.
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(A) EXTRACTION OF , AND
From eq.(4.1.17) the gain factor for a MOSFET with
channel length Lm and at gate voltage VGs(i) is related to the
regression data S3(i,Lm) and R3(i,Lm) as
(4.1.17)
The gain factor is related to the parameter u0 and device
dimension by eq.(4.1.12) and (4.1.13) as
(4.1.18)
If the S3(i,Lm) and R3(i,Lm) data are calculated for an array
of MOSFETs with constant Wm and different Lm at constant gate
voltage VGg ( see REMARK below) and same VBS, then from
(4.1.18) a plot of versus »Lm will be a straight line as
shown in Fig.4.1.16.
EXTRACTION OF A L (AT VGS = 5 V ).






Fig.4.1.16 • versus Lm for the extraction of . and
by Simplified Local Method(SLM),
5 point regression for R1 Vs 1(VGS-VT-VDS2)
From eq.(4.1.18) the extrapolation of the straight line to the Lm
axis will cut at ,which is the channel reduction at the




With Cox determined from the H.F.CV measurement, the MOSFET
parameter u0We£f at the gate voltage Vggd) can be calculated.
Values of the extracted parameters were computed by the method of
linear least squares fitting and the parameters were determined
at gate voltage ranged from 1.5V to 15V per 0.25V step. The
regression coefficient was typically greater than 0.997.
EXTRACTION OF AL ( VARIOUS VGS )
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Vs = O 2.3V + 5.0V A 7.3V
Pig.4.1.17 1 Q versus Lm for the extraction of anrl
VGS(i)=2.5,5,7.5V by Simplified.
.Local Hethod(SLM), 3 point regression for R1 Vs
tvGS~VT~VDs2
Fig.4.1.17 shows the plot of , versus Lm at
and 7.5V where 3 points regression were used for R1 data versus
(Vgs-Vt-Vds2) to determine R3 and S3 . It is obvious from
this plot that the parameters L and t f n n t-• - • — w v— A, -
constant with respect to gate voltage for the NMOS FETs studied
in this investigation.
In Fig.4.1.18 the effect of data points used in the regression of
R1 versus 1(Vgs-Vt-VDs2) on the extraction results is compared.
This graph shows that 3 points or 5 points regression gives
essentially the same results. Typically 5 points regression was
enough and was used in most of the final extracted results.
EFFECT OF REGRESSION POINTS USED IN R1
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Fig.4.1.18 Effect of data points(3 and 5) used in the
regression of R1 versus 1 ( Vqs-Vij-V[)S2 ) on the
extraction of and uoCoxWeff.
(B) EXTRACTION OF MOBILITY DEGRADATION FACTOR Q AND Rsd
From equation(4.1.16) , mobility degradation factor 0 is
related to the transistor gain factoi as
(4.1.16)
where is given by equation (4.1.17).
A plot of R3 (i) versus for an array of transistors
with constant Wm and different Lm will give a straight as shown
in Fig.4.1.19 and Fig.4.1.20 for the Ron or R1 data at different
Vqs(i) values. From Fig.4.1.19, for VGS(i)=5V the slope of the
line gives the mobility degradation factor
and the intercept at the R3 axis gives
the source drain series resistance
It should be noted that the mobility degradation factor Q was
assumed to be the same for all transistor in the same array with
constant Wm and and different Lrf. It should be cautioned that
this might not be the real fact and the value of Q obtained by
this SLM can only be regarded as an averaged value for the array
of transistors studied. For more thorough investigation of the
possible channel length dependence of the degradation factor, the
Complete Local Method described below should be used.
EXTRACTION OF Rsd AND 0 AT VGS=5V
SIMPLIFIED LOCAL METHOD FOR R1 DATA
Fig.4.1.19 R3(i,Lm) versus for the extraction of Rsd
and mobility degradation factor at VGS(i)=5V.
EXTRACTION OF Rsd AND 0 AT VGS=2.5V
lupunrn local methodEORRi DATA
EXTRACTION OF Rsd AND 0 AT VGS=10V
SIMPLIFIEDLOOM.METHODFORR1 DATA
F'ig . 4 .1. 20 R3(i,Lm) versus for the extraction of
and mobility degradation fart-nr
The above Simplified Local Method (SLM) was applied to an array
of NMOS FETs with Wm =15um and Lm =3,3.5,4,4.5,5,5.5,6,7,9,11 urn.
The same measurement data were also used in the Global Method.
The extracted results will be compared in the Chapter 5.
For completeness the extraction of channel width reduction A W
is described below. For an array of transistors with constant
long channel length Lm such that the the channel length reduction
effect can be neglected and different channel width Wm, the
values of gain factor |30 given in eq.(4.1.17) for different Lm
will be proportional to Weff=Wm- A W as given in eq.(4.1.18).
A plot of po versus Wm will give the channel width reduction on
the Wm intercept.in -
As photomask set used to fabricate the NMOSFET test devices for
this project did not contain devices with constant Lm and
different Wm, there was no way to determine Weff . The
parameter uQWeff as extracted, by the least squares fitting
algorithm in (A) above could not be separated. However the
cross-sectional view of the test die had been examined by
Scanning Electron Microscope and the field oxide encroachment (
Bird's beak ) due to the local oxidation step was determined to
be about lum. The effective channel width was thus estimated to
be around Weff=13um.
REMARK For the parameter extraction algorithms described in
(A) and (B) above, it is more correct to use the values of
R3(i,Lm) and S3(i,Lm) at constant gate overdrive (VGg - Vip)
instead of at constant gate-source voltage VGg(i). In order to
justify the method used in this project, the method was applied
to MOSFETs with Lm =6um and the maximum difference in the
threshold voltages was lOmV ( this value is well within the
experimental error for the determination of Vip by extrapolation
Method plus the measurement errors) s.t. constant gate overdrive
condition was almost fulfilled. The extracted parameters were
found to be almost the same especially for high VGg as those
using the constant gate-source voltage method. The error was
toore serious at low gate voltage and was about 2-5%. The general
shape of the extracted parameters with VGS resembled each other
snd those by the Complete Local Method(CLM) described below.
4.1.4 COMPLETE LOCAL METHOD ( CLM )
The Complete Local Method is similar to the SLM above,
but instead of using the modified current equation (4.1.14) (or
eq.(2.93)) , the more completed eq.(4.1.11) is used.
As for SLM, the measured MOSFET resistances





were determined for different values of
then from (4.1.20) a plot of S3'( iLm, Vgg) versus
is a straight line as shown in Fig.4.1.21.
Fig.4.1.21 A plot of S3(Vqs,Lm,Vgg) versus (20p - Vgg)12
for Complete Local Method
From (4.1.20) the slope of the line is given by
(4.1.22)
and intercept at S3 axis is
(4.1.23)
(A) EXTRACTION OF Rsd AND MOBILITY DEGRADATION FACTOR
From eq.(4.1.22) and (4.1.23) ,together with the body factor
K is determined as in Chapter 3, the mobility degradation factor
is
(4.1.24)
From eq. (4.1.22) and eq . (,4 .1. 21), we have
(4.1.25)
The important difference between the SLM and the CLM presented inj
this Section is that the values of RS( and mobility degradation
factor □ determined by this Complete Local Method are on the
same transistor while those extracted by the Simplified Local
Method are averaged over an array of transistors.
(B) EXTRACTION OF AND u0Weff
From eq.(4.1.23) the gain factor is related to R4 ( iLm) as
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If the value of R4(i,Lm) is determined for a number of
transistors of constant Wm'an different Lm, then a plot of
R4(i,Lm) versus Lm will be a straight line. The slope and
intercept of the straight line will give the parameters uo*Weff
and L as in the Simplified Local Method.
In' the present investigation, this Complete Local Method was
applied to a large MOSFET of dimension Wm=464um and Lm=464um
such that the dimensional loss during fabrication could be
neglected. In that case, uo can be directly computed from
value of R4(i,Lm) if Cox is known.
It was very unfortunate that this Complete Local Method could
not be applied to evaluate the same array of transistors used
in the SLM and GM. The test transistors were found to be damaged
by static discharge during handling after finished measurements
for VBS=OV. The measured data were sufficient to perform the
GM and SLM analysis, but for CLM analysis we needed measured
results for different VBS.
This CLM is the most desirable extraction algorithm because the
mobility degradation factor 0 and Rsd are extracted from the
same individual transistor the effect of VT does not pose the
same problem. as with the SLM. From the classical inversion
carrier mobility model, 0, should be constant and gate-voltage
independent. Any dramatically deviation of this value from
constant value at high gate voltage may indicate the failure of
the classical theory and quantum mechanical treatment may be
necessary.[43]
With this CLM extraction algorithm, the possible channel length-
dependence of the degradation factor can be investigated by
measurements on different devices on the same array similar to
those used in GM and SLM extraction schemes.
The algorithms of the simplified Local Method(SLM) and the
Complete Local Method (CLM) are given in Appendix C.
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4.2 AC METHOD FOR PARAMETER EXTRACTION
In this section an AC measurement method recently proposed
by Thoma and Westgate[27][28] is described and applied to the
extraction of parameters for NMOSFETs against the gate voltage.
This method is different from the DC methods described in Section
4.1 in that parameters are determined by direct measurement
rather than by multiple curve fitting and heavy data reduction.
4.2.1 THEORY OF AC MEASUREMENT
Consider the general drain current model equation for the
bulkSi MOSFET as a function of the external bias. conditions and
the model parameters,
4.2.1)IDS= f( VDS, VGS, VBS, Pi) (4.2.1)
pi are the MOSFET parameters.
Suppose the gate voltage VGS is consisted of a constant dc bias
VG plus a small amplitude, low distortion sinusoidal signal
Vm(w) with amplitude Vm, i.e.
(4.2.2)Vm(w)= VmSin(wt)
(4.2.3)VGS= VG+ Vm(w)
where w is the a.c. signal frequency.
The source drain current IDS can be approximated using the
Taylor's series expansion method about VG as[27][28]
IDS= IDS(VG)+ I'DS(VG)*Vm(w)+ 1/2*I"DS(Vm(W))2+.... (4.2.4)
Write the Taylor's expansion in terms of the harmonic frequencies
w and 2w, we have
IDS= Io(VG)+ Iw(VG)*Sin(wt)+ I2w(VG)COS(2wt)+.... (4.2.5)
where
Io: do component of IDS
Iw:Fundamental component of IDS





The. Transconductance at VG is given by
(4.2.9)
The field-effect mobility is defined as [31]
(4.2.10)
Combining (4.2.7),(4.2.9) and (4.2.10), we have
(4.2.11)
So by measuring the fundamental component,IW(VG), of IDS using a
small ac signal, the transconductance can be found.
If Io, I. and I2w are determined by measurement, then the model
parameters pi can be obtained through the manipulation of
eq.(4.2.6),(4.2.7) and (4.2.8) by iteration procedure or by
direct calculation depending on the current model function
f(VDS,VGS,VBS,pi).




This equation can be further simplified and makes the analysis
below, simple if the last term in the denominator (the body factor
effect) is neglected.
With VBS=OV, the body factor term introduced less than 3% error
in IDS for the MOSFET devices used in the present investigation.














Which are similar to those in [28].
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These quantities are determined for an array of transistors with
constant channel width Wm and source/drain diffusion to channel
edges separation, and a plot of 0*= 0+Bo Rsd versus
results in a straight line with slope Rsd and intercept 0
is inversely proportional to the channel length,
(2.74)
A plot of 1/BO versus Lm can be used to determined the channel
length reduction L= Lm- Leff and uo*Weff.
This procedure was implemented in software so that a simple
measurement of the ampitiudes of Io, Iw and I2w in response
to the ac sinusoidal modulating gate voltage would give the
.
MOSFET parameters 0,Rsd,uo,VT and L.
4.2.2 EXPERIMENTAL SET-UP
The ac signal amplitude Iw and I2w can be detected using
Lock-In Amplifier. Fig.4.2.1 shows the Block Diagram of the
measurement set-up and is linked to the Intergrated Parametric
Tester as described in Appendix A.
The dc voltages VDS, VBS and VG were supplied by the
constant, voltage sources (VDS, VBS and VGS SUPPLY) from the
Integrated Parametric Tester. The sinusoidal ac signal
generated from the TRIO AG-203 low distortion signal generator


























of AC Method measurement
set-up
The drain current was first conditioned with a current-to-
voltage-converter and the dc component Io was measured by the A/D
converter using software averaging method. The fundamental and
second harmonic components Iw,I2w were measured with the ITHACO-
NF Model 3941 Lock-In Amplifier. The Lock-In Amplifier was
synchronized with the reference signal from the AG-203 signal
generator.
The ITHACO Lock-In Amplifier was convenient to use because
it has two built-in phase-sensitive detectors(PSD) which enables
amplitude to be measured without tedious manual phase
compensation. The system also includes a built-in reference
frequency doubler circuit which made the measurement of I2w easy.
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In this project the output trom zne 1-v converter wds
directly connected. to the Lock-In amplifier Pre-Amp. input.
Comparing eq.(4.2.15) and (4.2.17), the signal level of the 2nd
harmonic to the dc component of IDS scales approximately as
(Vm)2/(VG-VT), and the accuracy of this method depended on the
ability to detect the 2nd harmonic component embedded in a large
dc common voltage. The ac signal amplitude Vm was thus limited
by the ability of Amplifier to extract I2w without overloading
the Amplifier by the dc component at high gain. Vm should also be
as small as possible for its swing to ensure the device operating
in the linear region and for the Taylor's series expansion in
present analysis to be valid.
The signal level of the 2nd harmonic component was around
0.05mV when the dc component Io was around 1V.
The problem of overloading the amplifier can be alleviated
if an AC amplifier is used to block the Io and only ac signals
are allowed to feed into the Lock-In Amplifier.
In fact, such an AC amplifier had been tried, however the signal
was heavily distorted and made the extracted results
unacceptable. For all the result reported here, no AC amplifier
was used and the gain of the Lock-In amplifier was set to prevent
it from overloading by dc voltage. However the extracted I2w in
same cases may be distorted especially when gate bias is large.
This technique was applied to 3 arrays of NMOS FETs from the
same wafer. The substrate was grounded to simplify the analysis.
For most of the measurement, the drain voltage VDS was set at
75mV and the parameters were extracted for gate voltage ranged
from 2V to 10V.
In this method the capacitive effects were ignored,
measurement must be made at low frequency. The effect of ac
signal frequency was tested by varying the fundamental frequency
from 1kHz to 5kHz. The-effect of ac signal probe amplitude and
drain voltage on the extracted results were also tested.
An optimized set of experimental bias condition was found
for the measurements of the channel length reduction AL, Rsd, and
gate voltage dependence of the the extracted parameters.
4.2.3 VARIATION OF MEASUREMENT ACCURACY WITH PROBE SIGNAL
(A) EFFECT OF AC SIGNAL FREQUENCY
Fig.(4.2.2) shows the variation of the the extracted VT
with the ac signal fundamental frequency w ranged from 1kHz to
5kHz for a large MOSFET of WL=464464umum and is compared with
value extracted by DC method. In contrast to the results by
Thoma and Westgate[28] who claimed that this AC method had no
frequency dependence in the frequency range 500Hz to 10kHz when
applied to PMOS FET, our result indicates a strong frequency
dependence for NMOS FET. Fig.4.2.3 shows the extracted
mobilities uQ,Ufe and transconductance gm at ac fundamental
signal frequency from 1kHz to 5kHz, where uQ is calculated from
d — 82
p0 f assuming Cox = 6.3610 Fcm and negligible dimensional
loss, and Ufe is given by eq.(4.2.11).
VT Vs PROBE FREQUENCY
SAMPLE:150-23—B-J(WL-46464)VCS-5V
F'ig.4.2.2 Variation of the extracted VT with the ac signal
frequency ,( VTexp is threshold voltage by DC method)
MOBILITY uo , ufe Vs PROBE FREQUENCY
SAMPLE:! So—23—B—J(WL»4644B4)VCS—5V
Fig.4.2.3 Dependence of the carrier mobility uQ and fieldr- A
effect mobility Ufe on ac signal frequency (see text)
TRANSCONDUCTANCE Vs PROBE FREQUENCY
1So—23—B—J(WL484484umum) VCS-5V
Fig.4.2.4 effect of a.c. frequency on the transconductance
The variation of the measured fundamental component Iv might
vary by more than 20% as seen from Fig.(4.2.4) (gm is derived
from Iw according to eq.(4.2.9)). Iw increased with frequency
while the 2nd harmonics decreased (not shown and is seen from the
effect of extracted Vp and eq. (4.2.18))
The distortion factor of the Trio AG-203 signal generator
was specified at 0.1% which should not be the cause of the
observed frequency dependence. The rms value of the Vm was
measured with HP3478A DVM during experiment and the amplitude
being monitored with the oscilloscope and showed no such
variation with frequency. There should be no difficulty for the
Lock-In Amplifier to extract the relatively large Iv ( about
0.05V when I0 is IV) The remaining cause came from the NMOS FET
used in this study and the variation might be caused by the
stress-induced variation of MOSFET characteristics( remark: it
might take at least 30sec,., before sampling the reading of the 2nd
harmonic component I2V if time constant of the Lock-In Amp.
was set at 10sec.)and the interface trap charges.
At a fundamental frequency of 2.5kHz, the extracted Vp was found
to match closely with that extracted from DC method and this
)
optimal frequency was used for all subsequent measurements.
(B) EFFECT OF THE AC SIGNAL AMPLITUDE
Fig.4.2.5 to Fig.4.2.7 shows the calculated VT , 0 and
jSo using eq.(4.2.18) to eq.(4.2.20) for different value of the
ac signal amplitude Vm at the frequency of 2.5kHz. It can be
seen that calculated values approach constant values for Vm
greater 0.25V and the VT value closed to that by DC method.
Pig.4.2.8 compares the variation of field effect(ufe) and
carrier(u0) mobilities with Vm . Ufe is essentially independent
of the ac probe signal amplitude(from the definition of Ufe in
eq.(4.2.11), this implies that the fundamental component Iv is
independent of Vm) . The rapid rises of extracted Vj , 0 andQ
for small Vm values was mainly caused by the inaccuracy in
measuring the 2nd harmonic component l2w












EFFECT OF Vm AMPLITUDE ON FETA













(C) EFFECT OF VDS
Fig.4.2.9 to Fig.4.2.11 show the effect of the drain
voltage VDS on the extracted parameters V«p , a ,and u0Weff at
different gate voltage. For Fig.4.2.11 the channel length
reduction A L is taken from the extraction of versus Lm. The
extracted parameters approach constant value when VDS 50mV.
For low Vj)s value, this AC method is limited by the ability of
the Lock-In Amplifier to extract the 2nd harmonic component I2W
from a large dc background. These results also indicate that the
extracted parameters are not constant for different gate bias.
More complete results will be presented in Chapter 5 where
comparison with the DC Extraction Methods is also made.











EFFECT OF Vds . ON uo«'Weff1ufeWeff
15o—23—B—F3( 135)— Vm-0.23V
Fig.4.2.11 Effect of
VDS on the extraction
of u0We£f(Leff=3.765um)
4.2.4 CALCULATED PARAMETERS Versus GATE VOLTAGE VGS
This AC method was applied to measure the characteristics
of an array of transistors with different Lm and constant Wm and
also large MOSFET of WL=464464 umum for different VGS.
Fig.4.2.12 shows the variation of the calculated threshold
voltage using (4.2.18) for both a small size (WL=155) and a
large size (WL=464464) MOSFETs. For both devices, the
calculated Vj were relatively constant at low voltage and close
to the value obtained by DC method. For VGS greater than 5V the
v •
V-p extracted by this AC method increased for both devices and
started to saturate for high VGS. This result is in contrast
with the DC Methods where VrjeXp was assumed to be a constant and
is obtained by extrapolation of IpsGS curve at low VGS values.
One of the possible cause for such an increase of VT was due tc
the inaccuracy in the measurement of the 2nd harmonic component
I2W embedded in large dc component I0 at large VGS . However for
the large MOSFET, the dc component was not too large to cause the
overloading of the Lock-In Amplifier and the rise of VT must be
ascribed to other causes. A possible explanation of such will be
qiven in ChaDter5.
VT . Vs VGS ( AC METHOD )
SAMPL£:15o—23—B—F3(155)
VT Vs VGS ( AC METHOD)
15o-23-B-J(WL-484464 umum)VCS«5V
Fig. 4.2.12 Calculated Vj using AC Method for VqS = 2 to 10V
Fig.4.2.13 shows the variation of the calculated 9=0 + Rsd
for small size MOSFETs of constant Wm=15um and Lm =3 and Sum.
The data point at VGs=lV might be in error because the
approximation used in the derivation of equation(2.88a) was only





9= 0 +So Rsd
with gate
voltage VGg
from 1 to 10V.
FETA Vs VGS (AC METHOD )
150-23-B(F1(153). F5(155) )
Fig.4.2.14(a) and (b) show the variation of the calculated
transistor gain factors j30 for both a small size and a large area
MOSFET. Both results indicate that z3o increases with the
applied gate voltage VGS for large VGS. These result are used
for the extraction of the low field mobility u0 and channel
length reduction A L. For large area MOSFET the gain factor
=UoC°xWef fLef f gave uQ directly if Cox was known.
BETAO Vs VGS (AC METHOD)
15o—23—8—f1(Wm—1Sum, Lm-3um)
uoCoxWeffLeff Vs VGS ( AC METHOD)
1So-23-B-J(Wl«4g44a4 umum ). .
Fig.4.2.14
' f
Variation of calculated with gate voltage by
AC Method (a) WL=153umum (b) WL=464464umum
4.2.5 PARAMETER EXTRACTION
This AC method was applied to an array of transistors as
described in Chapter 3. Table 4.2.1 presents the extracted data
for NMOS FETs with constant channel width of 15um and variable
channel lengths. The drain-source voltage was set at 75mV and
gate-source voltage was held at 5V. The ac sinusoidal probe
signal had a constant amplitude Vm of 250mV and a frequency of
2.5kHz. These ac bias conditions gave the best results as
described above.
3r y
Table 4.2.1 Calculated Values o£ VT , Q and for a NMOS
transistor array with Wm =15um and variable channel length Lm
(VDS=75mV , VGS=5V , VBS=0V ,Vm=250mV , w=2.5kHz ).









































Fig.4.1.15 shows the measured threshold voltages as given in
Table4.2.1 and compares with the values of Vp as determined by
the DC extrapolation method as described in Section 3.3.3(C).
The two sets of data matched very well.










(A) EXTRACTION OF MOBILITY DEGRADATION FACTOR Q AND uQWeff
A plot of versus is given in Fig.4.2.16 . The slope
of this curve gives a source-drain series resistance of
Rs3 = 191. 9ohm and the intercept gives the mobility degradation
coefficient Q = 0.0295V-1.
EXTRACTION OF 0 AND Rsd BY AC METHOD
SAMPLE: 15o-23-B-F(WU-1S3 - 1511 ) V5S « 5 V
Fig.4.2.16 Extraction of and Rs3 by AC Method at VGS = 5V
Plot of versus
(B) EXTRACTION OF and u0Wef£
The channel length reduction is determined from the plot of
versus Lm as shown in Fig.4.2.17, and is estimated to be
The value is comparable to the mean value of
1.35um for another wafer fabricated with the same process and was
extracted using DC method as described in Section 4.2. The
value of l(uQCoxWeff) is given by the slope of Fig.4.2.14 and
-2
is equal to 1629.1AV -urn which is similar to that from DC
Methods. For Cox=6.36E-8Fcm from H.F.CV measurement and assume
eff=13um taking care of the channel width reduction caused by
field oxide encroachment, the value of uQ is calculated to be
742cmVs.
EXTRACTION OF AL BY AC METHOD
SAMPLE:1 So-23-8—F( Wm- 13um) VCS-3V
Pig.4.2.17 Extraction of channel length reduction
and by AC Method at Vqs=5V
4.3 SUMMARY
In this chapter both the DC methods and an AC method were
described for the extraction of MOSFET parameters.
According to the classical inversion layer carrier
mobility model developed in Chapter 2, which considered the
surface diffuse scattering and the bulk mobility only, the low
field mobility u0 and the mobility degradation factor should be
independent of the gate voltage above threshold voltage. To test
the validity of this classical theory, methods were devised to
extract the parameters at different gate-voltage bias condition.
Three different DC Method parameter extraction algorithms
were developed and they were named as GLOBAL METHOD( GM ),
SIMPLIFIED LOCAL METHOD ( SLM ) and COMPLETE LOCAL METHOD (CLM ).
These DC methods used multiple curve fitting technique to extract
the MOSFET parameters at different small region of gate voltage
and differed in the sequence of the curve fitting procedure.
An AC method was also used to measure the parameters at
different gate-voltage. This method made use of the distortion
behaviour of MOSFET and had the advantages that parameters were
calculated from direct measurement rather than multiple curve
fitting. Moreover this AC method was essentially a derivative
technique and was model independent. The parameters extracted
by these methods will be presented in Next Chapter.
CHAPTER 5 RESULTS AND DISCUSSION
5.1 INTRODUCTION
This chapter presents the extracted bulksi MOSFET
parameters at different gate-source voltage, which is the
primary objective of the project, extracted using the different
methods described in Chapter 4.
In Section 5.2, the extraction methods as applied to the
different samples will be summarised. The variation of the
extracted MOSFET parameters with the gate voltage will then be
presented in Section 5.3. The extracted parameters will be used
to calculate the I-V characteristics of the MOSFETs and a
comparison with the measured results will be made in Section
5.4 . In Section 5.5 the effect of high gate field on the
inversion layer carrier mobility and the possible evidence of the
quantum mechanical behaviour is discussed.
5.2 APPLICATION OF EXTRACTION METHODS
Two Si wafers ( wafer no.l5a-16 and 15a-23 )had been
fabricated using the NMOS process as described in Chapter 3.
Electrical measurement had been made on several test dice from
these two wafers. In general,the device to device variation of
the I-V characteristics for NMOS FETs from different test die on
the same wafer was found to be small ( typically less than 3% ).
Therefore the results presented in the next Section are typical
for devices on the same wafer. The allocation of different
extraction methods to transistors on the different test dice is
summarised in Table 5.1 .
The external bias conditions used in the electrical
measuremnt for the different extraction methods are given in
Table 5.2 .







15a-16-C-F array of 10
NMOS FET
(F1 to Fll)
(1) DC - GM






15a-23-B-F array of 10
NMOS FET













DC - GM : DC GLOBAL METHOD
DC - SLM DC SIMPLIFIED LOCAL METHOD
DC - CLM : DC COMPLETE LOCAL METHOD
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5.3 VARIATION OF THE EXTRACTED PARAMETERS WITH GATE VOLTAGE
In this section the extracted parameters are presented
against the gate voltage. The results from the DC extraction
algorithms were extracted from transistors on the same test die
and will be compared as far as possible. Results from AC
measurement method were obtained from simplified model equation
body factor term was neglected) and was expected to give less
accurate result as compared with the DC Simple Local Method (SLM)
and Complete Local Method(CLM) algorithms. Measurements of the DC
and AC were made on different wafers fabricated together, their
results should not be compared directly and should have similar
trends as will be shown.
GM and SLM algorithms were used to extracted parameters
from the same array of transistors(Sample I.D.15a-16-C-F) using
the same set of measured data, the extracted results are
compared. The CLM was applied to extract parameters on a large
MOSFET( Sample I.D. 15a-16-C-J) on the same test die and
results can be compared with the other two algorithms if we
assumed that the variation of transistor characteristics are not
significant...
5.3.1 Channel Length reduction L and source/drain series
resistance Rsd
(A) Channel Length Reduction L
Fig.5.3.1 compares the extracted L by GM and SLM
algorithms using (A) Ron and (B) R1 data(see Sect.3.4 for the
difference in these two sets of data). The results from Ron data
are more scattered when compared with that of R1. In the
following only results extracted from the R1 data will be shown.
L extracted by GM algorithm are always larger than that from
the SLM algorithm especially at low gate voltage. This is
because the GM had ignored the variation of VT and body factor K
for transistors of different size( the geometry effect).
Moreover the GM algorithm used the constant gate-source bias
scheme which was known to introduce an error of about 0.3um at
low gate bias[22]. For the SLM algorithm, the effect of the body
factor on the extraction of AL was not so obvious as it were for
other parameters shown later.
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Fig.5. 3.2 Extracted RS(}
by GM and SLM algorithms
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If the body factor for individual transistor was taken into
account in the SLM algorithm, the extracted values of L are
well behaved and fall on a smooth curve at low gate voltage and
the ruggedness of the extracted values at high gate voltage might
be caused by measurement noise.
For gate voltage in the range OV to 5V and 7V to 15V, the
extracted L decreases with increasing gate voltage. Similar
trends was observed by other author[24]. It is very surprising
to see the rapid rise of L for gate voltage range from 5V to
7V and will be examined later.
(B) Source Drain Series Resistance Rsd
(1) GM and SLM Algorithms
The extracted Rsd as a function of gate voltage is recorded
in Fig.5.3.2 for the GM and SLMIalgorithms. The variation of Rsd
with the gate voltage is found to be similar to that of channel
length reduction L. Comparing Fig.5.3.1 and Fig.5.3.2, it is
obvious that the gate-dependence of AL( or Leff=Lm- L) and
Rsd are inter-related and are two inseparable parameters of
MOSFET. When Leff gets larger( or L smaller), Rsd becomes
smaller. For the time being, let us skip the variation of Q L
and Rsd in the gate voltage range between 5V to 7V and explain
the observed variation in the other gate voltage ranges.
Consider the graded source and drain junctions, when the
gate voltage is equal to the threshold voltage of the MOSFET,
VG=VT, there is an n+-n junction between the highly doped
source/drain diffusion and the inversion layer. The junction is
situated at the point where the decay concentration of the
underdiffusion equals to the concentration of the inversion
layer. The effective channel length Leff is the separation
between the n+-n junction at source end and that at the drain
end. The region from the n+-n junction to the source/drain bulk
diffusion contributes to the extracted Rsd. When the gate
voltage increases, the concentration in the inversion layer
increases and the n+-n moves deeper into the source and drain
regions, causing the effective channel length to increase. At
the same time the transition region to the sourcedrain bulk
decreases and hence means a decrease in Rsd-
(2) CLM Extraction Algorithm
Fig. 5.3.3 shows the variation of extracted Rsj with gate
voltage for the large area MOSFET (WL=464464). Contrary to
the results for small geometry MOSFET extracted by the GM and
SLM, the present results do not show the rapid rise for Vqs
between 5V and 7V,but instead show the ruggedness or stepwise
rise for gate voltage greater than 7V. The difference may be
caused by the extremely long channel length for this transistor.
It is worth noting that the GM and SLM algorithms are based on
the hypothesis that Rsa does not depend on the channel length and
the extracted value represents an average value . For the present
CLM algorithm Rsa was extracted from a single transistor.
Direct comparison of extracted results may not be applicable.
, •.r v
VARIATIONOF RSDWITH THI CATR-SOURCBVOLTAGEVcs
( COMPLETEDLOCALEXTRACTIONMETHOD)
Fig.5.3.3 Extracted Rsd for the large area MOSFET by the
Complete Local Method ( CLM )
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5.3.2 Comparison of Leff with the Physical Channel Length by SEM
Fig.5.3.4 and Fig.5.3.5 shows the SEM photos and the
schematics of the cross section view of the transistor with
designed channel length Lm= 3um. Junction staining was done by
dipping the cleaved and cleaned sample into a solution of 0.5%HF
,in Nitric acid for about 10 seconds. Fig.5.3.5 shows the lateral
diffusion of the Arsenic n+ junction underneath the poly gate and
is estimated to be 0.36um. The physical junction separation
between the source and drain Ljj is estimated from the polygate
length in Fig.5.3.4 and its value is Ljj=1.77um.
From Fig.5.3.1 the minimum channel length reduction
LPL=1.31um (from the SLM algorithm at V(S=5V),..this corresponds to
a effective channel length Leff=1.69um for the transistor of 3um
design. The discrepancy between the electrical effective
channel length Leff and physical junction separation Ljj
is( Leff- Ljj)= -0.08um, which is within the experimental
error. However, as was shown by Hu[24] and the description for
the Rsd and L dependency above, the effective channel length
Leff extracted by electrical method should always be greater than
the physical junction separation Ljj. The present result
indicates that either the electrical method is inaccurate or
the SEM photo do not resolve the actual junction separation.
Moreover, as proposed by Hu[24], the physical junction
separation may be better related to effective channel length
extraction at low gate voltage. Again use the SLM extraction
result, at VGS= 2V, Leff= 1.61um and the discrepancy with Ljj
increases to -0.16um. This value seems a little too large to be
accountable by experimental error.
The mismatch of Leff and Ljj can be explained if we assume
there is a very shallow n+ layer that has lateral diffusion far
into the channel than the Arsenic S/D Junction.
A possible mechanism for the formation of such a shallow n+
layer could be the autodoping of of the source/drain region by
Phosphorous out-diffused from the degenerate-doped PolySi gate
electrode. This effect would occur during the first few minutes
of the Light Oxide Growth step at 10000C which formed the
screening oxide layer just before the S/D Arsenic implant step.(
please-refer to Appendix D for the detailed fabrication process).
Fig.5.3.4 SEM photo and schematic of the cross section of
Lm = 3um transistor. From the photo , Ljj = -1.77um.
Lcd is the polysilicon line width measured by
optical method. (Vicker's Image Shearing CD
measurement system)
Fig. 5.3.5 SEM photo and schematic of the lateral diffusion in
the Sourcedrain junction underneath the PolySi
gate. Junction depth Xj =0.4um, lateral diffusion
= 0 .36um.
In the process used to fabricate the test transistors, the Poly
gate was heavily doped using POCI3 at 1000°C. Hence it was
likely that autodoping would be a problem.
Fig.5.3.6 Autodoping of the SD region by Phosphorous out-
diffused from the degenerate-doped poly-gate electrode during the
Light oxidation step to form a shallow n+ junction.
, t- '
Phosphorous has a higher diffusion rate than Arsenic and is
expected to diffuse farther into the channel and cause the
observed discrepancy between the Leff and Ljj. The concentration
of this shallow Phosphorous layer may not be high enough to be
observed by the junction staining and SEM examination method.
Another possible mechanism for the formation of such a shallow
Phosphorous layer may be explained by recoiled implantation of
the phosphorous atoms on the PolySi gate by the heavy Arsenic ion
during sourcedrain implant. This mechanism is possible if the
thickness of the PolySi layer is not too large. This situation
would appear if the polysilicon gate profile after gate
patterning is not vertical as would the case for isotropic
etching in CF4O2 plasma. As most implant simulation programs do
not model the recoiled implantation process, further works on
this topic is necessary.
If such a shallow Phosphorous layer do exist, the resistance of
this shallow n+ layer may be modulated by the applied gate
voltage and may partly explain the extraordinary variation of
the extracted RS(j and L for the gate voltage between 5V to
7V as shown in Fig.5.3.1 and Fig.5.3.2.
5.3.3 Mobility Degradation factor
(1) GM and SLM algorithms
Fig.5.3.7 and Fig.5.3.8 present the effect of body factor, K
, and Viji on the extracted mobility degradation factor © as a
function of gate voltage for GM and SLM extraction algorithms.
These results indicate that K and VT do have significant effect
on the extracted values of at low gate voltage . For high
gate voltage greater than 5V , all the extracted data cluster
closely together and increase with the applied gate voltage for
VGS 9reater than 7V.
Fig.5.3.7 Extracted Mobility Degradation Factor Versus
Gate Voltage Effect of body factor, K
GM - Global Method , SLM - Simple Local Method
The effect of VT on the extraction of Q was studied by varying
the value V«j by Vps2 (VpeXp = Vp +V[)g2 or VpeXp = V«j), where
vTexp is the extrapolation of IdS~vGS curve to Vgg axis for the
determination of threshold voltage. As will be shown later,when
the extracted parameters are used in the model equation and the
predicted current are compared with the measured device currents,
the parameters from the algorithm SLM-KO ( body factor measured
for individual transistor) usually give the best fit. In the
following we will focus our discussion on the SLM-KO algorithm.
The appearance of the curve for gate voltage greater than 7V
should pay special attention. Whatever the algorithms used, the
extracted data fall on a closely clustered curve which should not
be a coincidence. I
COMPARISON OF VARIOUS BODY FACTOR K AND VTexp ON THE
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Pig.5.3.8 Extracted Mobility Degradation Factor Versus Gate
Voltage - Effect of K and Vrp. GM - Global Method , SLM
Simple Local Method.
(2) Complete Local Method (CLM)
Fig.5.3.9 shows the extracted mobility degradation factor
against gate voltage. Comparing with the results for small
MOSFETs and extracted by GM and SLM algorithms( Fig.5.3.7 and
Fig.5.3.8), the results for this large MOSFET show the similar
oscillating behavior for high gate voltage ( Vgg 5V ) but do
not increase for VGS 7V. The oscillating behaviour of the
extracted data cannot be explained solely by the measurement
noise. Moreover, the positions of maximum and minimum (at about
9,10,11,12V) match closely with those found in the GM and SLM
algorithms above(Fig.5.3.7 and Fig.5.3.8).
Fig.5.3.9 Extracted Mobility Degradation Factor 0 Versus
Gate Voltage by Complete Local Method ( CLM )
(3) AC Measurement Method
Fig.5.3.10 shows the extracted mobility degradation factor
for the sample 15a-23-B-F using the AC Measurement Method for the
gate voltage range from IV to 10V. This result is comparable
with those extracted from SLM shown in Fig.5.3.7 and 5.3.8. It
is worth noting that the minimum and maximum coincide very well
at the gate voltage of around 7.5V and 8.5V respectively. This
close match was hard to believe as a coincidence of measurement
noise as different array of transistors ,measurement methods and
experimental set-up were used to extract the parameter.
FETA.O Vs ,VGS (AC METHOD )
SAMPLE: 15a-23-B-F ( Wm=15um )
r
Fig.5.3.10 Extracted mobility degradation factor 0 against
gate voltage by AC Measurement Method on sample
15a-23-B-F ( Wm=15um)
5.3.4 Low Field Mobility u or u WJ oo eff
(1) GM and SLM algorithms
Fig.5.3.11 and Fig.5.3.12 compare the extracted values of
u0Weff against the gate voltage by the different extraction
algorithms ( GM or SLM ) and different values of body factor K
and Vr used during extraction. Fig.5.3.11 shows that the
extraction is very sensitive to the value of body factor K used
and the Global Method usually give lower value than the Simple
Local Method(SLM). For the SLM algorithm, if K=0 is used, the
uoWeff will be underestimated.
VARIiTI0N °F EXTRACTBDuo-Weff AGAINSTGATB-BIASVrc
FORVARIOUSEXTRACTIONMETHODANDBODYFACTORX
WITH VTexp » VT Vos2 ( R1 DATA )
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Fig.5.3.11 Variation of extracted u0Weff against gate voltage
for GM and SLM algorithms with different values of
body factor K values.
Fig.5.3.12 shows that the extracted is very
sensitive to the value of the threshold voltage used in the curve
fittings for both algorithms especially when the gate voltage is
low. As will be shown in later section, the extracted
parameters are used in the model equation to predict the drain
current values and compare with the measured device
characteristics, the SLH algorithm with K?0 ( use measured K
value for individual transistor during the extraction) usually
give the better result. In the following we will concentrate on
the SLM algorithm and the comparison with the Complete Local
Method.
Fig,. 5. 3.12
.Variation of extracted u0Weff against gate voltage
for GM and SLM algorithms with different values of
body factor K values and the assignment of Vij . VpeXp
is the extrapolation of Ids~Vgs curve to Vgs axis at
VDS=75mV , VBS=0V.
The low field mobility u cannot be separated from the extracted
o
u0Weff if Weff is not known. For the transistors used for these
extraction algorithms the Lm = 15um was too small to be assumed
constant and on the same test die there existed no test structure
to extract the information about Weff. Like other parameters,Weff
may also be gate voltage dependent as observed by Satters[66].
This is because the transitional region from the channel region
to the channel stop area may be inverted by the fringing field at
high gate voltage. The effective channel width was estimated
from the physical structure of the oxide encroachment of the
field oxide at channel edge and was around lum under SEM
examination, Weff was then assumed to be 13um. The calculated
values of uD with Weff=13um are shown in Fig.5.3.10 and 5.3.11.
COMPLETE local BaRACVOSl
METHOD CCLM)
Fig.5.3.13 Extracted low field inversion layer carrier mobility
uQ by the Complete Local Method Algorithm on a
large size MOSFET of WL=464464umum.
(2) Complete Local Method (CLM) algorithm
Fig.5.3.13 presents the extracted low field mobility u0
against the gate voltage. When the body factor is ignored in this
extraction,i.e. K = 0 , the extracted values would be
underestimated. If the Simple Local Method algorithm was used,
the extracted uQ would fall between the two curves and close to
the upper one for large gate voltage . For this large area
MOSFET, WL =464464umum , it is safe to assume that the change
in dimension is negligible under different gate voltage. The low
field mobility u0 can then be calculated directly from the
extracted gain factor B0 = u0CoxWef fLef f .
(3) Comparison of u0 Extracted by SLM and CLM Algorithms
In Fig.5.3.14 , the low field mobility u0 extracted from the
large area MOSFET using the Complete Local Method(CLM) algorithm
is compared with the mobility extracted from small size(Wm=15um)
V
transistors using the Simple Local Method(SLM) algorithm at
different gate voltage.. The transistors were on the same test
die. The large area MOSFET always has mobility larger than that
that of the small transistors array and the values match closely
only at low gate voltage. This shows that the use of Weff is a
good approximation for the transistor array of Wm=15um studied in
this project. It we consider the channel widening e£fect[66] such
that Weff increases with gate voltage, the actual uQ will be even
smaller at high gate voltage. It should note that the value of u0
is the average of the values of the transistors in the same
array.
Recent experimental results [25] shown that the low field
mobility decreases for short channel devices and is in agreement
with the result in Fig.5.3.14. The large reduction of u0 with
channel length especially for submicrometer devices is still an
open question. It is thus desirable to have extraction methods
that can measure the low field mobility for different channel
length.
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Close examination of Fig.5.3.14 shows that the two curves
resemble very closely to each other for gate voltage greater
than 7.5V. This behaviour is similar to those observed for the
curves of mobility degradation factor, Fig.5.3.7 -5.3.11.
COMPARISON OF EXTRACTED INVERSION LAYER CARRIER MOBILITY
WITH GATE. VOLTAGE VGS R1 DATA )
Fig.5.3.14 comparison of the extracted low field mobility u0 for
the large area MOSFET by Complete Local Method(CLM) algorithm and
u0 for transistors array of Wm =15um extracted by Simple Local
Method(SLM) algorithm
(4) AC Measurement Method
Fig.5.3.15 shows the extracted mobility u0 plotted against
the gate voltage for the transistor array with designed channel
width Wm equals 15um and also assumed effective channel width
Weff equals to 13um( sample ID 15a-23-B-F). There is a peak in
the mobility curve at gate voltage around 8.5V which corresponds
very, well with that observed in Fig.5.4.11 and 5.4.12 for the
sample 15a-16-C-F using SLM algorithm.
MOBILITY uo (AC METHOD)
15a —16—B—F( Weff=13um , Wm=15um)
Fig.5.3.15
V M • WW
Variation of extracted low field mobility uQ versus
the gate voltage by AC Method, (sample: 15a-23-B-F
(Wm=15um Weff=13um (assumed)).
Fig.5.3.16 compares the low field mobilities extracted by the AC
Method for the large MOSFET(sample 15a-23-B-J) and the array of
transistors as presented in Fig.5.3.15. Like the DC extraction
algorithms the values start to increase for gate voltage greater
than 7.5V. Again the peaks at VGS=8.5V are obvious. Unlike the
results of DC extraction algorithms, the values of u0 for large
MOSFET at high gate voltage is smaller than that of small
MOSFETs, this is believed to be caused by the simplification in
the model equation for the AC Method where the body factor K was
ignored. For comparison the extracted field effects for the
transistor of WL=464464 ( sample=15a-23-B-J) and two small size
transistors (15a-23-B-Fl(WL=153) and F5(WL=155) ).
mobility uo , ufe Vs VGS (AC METHOD)
15o—16—0(n(153),F5(155).J(464484))
Pig.5.3.16 Comparison of the AC Method extracted low field
mobility u0 and field effect mobility Ufe for large area
transistor 15a-23-B-J(WL464464um) and transistor array 15a-23-
The low field mobility uQ and the mobility degradation factorr
should be considered together because these two values should be
independent of the gate voltage if the classical mobility model
is valid.[43] Otherwise, it implies that the classical model
fails.
From the above results, the extracted parameters, mainly the
mobility degradation factor 0 and the low field mobility u0 ( or
the operation of the MOSFETs) can be divided into two regions
with respect to the applied gate voltage. After conduction, a
decrease of the extracted parameters was generally observed until
a valley was reached at gate voltage of about 7 to 8V,especially
for the low field mobility u0 ( see Fig.5.3.14). After the
valley the extracted parameters increased again with gate voltage
again. Similar result was also observed by Lin[43] but he gave
no explanation for the existence of the valley. The existence of
a valley in the extracted uQ characteristic can be explained by
the relative importance of the different scattering mechanisms,
e.g. ion impurity scattering, phonon scattering, surface diffuse
scattering, specular surface scattering, surface roughness
scattering and quantum mechanical scatterings, under different
channel inversion conditions. A fully quantitative discussion
will be very complicated and is outside the scope of study of
present project. A rather simple qualitative argument will be
used to interpret the results.
(1) Region 1 : VGS 7-8V
The extracted parameters decrease monotonically with the gate
voltage, and there exists a valley in the extracted low field
mobility u0 at around VGs=7-8V(see Fig.5.3.14). At the start of
conduction, the surface field is low, and so is the induced
electron density. The inversion layer thickness Zch is large
initially, hence the mean free path of the electrons, and then
decrease with the increase of- the electron density[403. As the
mobility is proportional to the mean free path of the electron in
the channel(see Section 2.6), hence a decrease of mobility could
occur. However as electron density increases, the screening
effect gradually becomes significant and the electron mobility
increases. When the two scattering mechanisms operate
simultaneously, a valley can exist depending on the relative
magnitude of the two competing effect. The difference of the
mobility for the long channel (Lm=464um) and the short channel
- transistor array at VGs=5-7V may be attributed to the influence
of the lateral field on the electron density at applied VDS.
(2) Region 2 : VGS 7-8V
For gate voltage greater than 7-8V, the extracted low field
mobility u0 started to increase. At the same time both u0 and
the mobility degradation factor 0 would oscillate or increase
in a stepwise manner with increase in gate voltage( see Fig.5.3.7
to Fig.5.3.14). This oscillating behaviour was never reported in
literature and was suspected to be due the quantization of
channel inversion electrons and the successful filling of the
upper quantized subbands in the inversion layer[43][44] in the
quantum mechanical theory of inversion layer. Electrons in a
higher subband will have a higher mobility (see equation (6) in
reference [44] ) and the resultant measured mobility was the
geometry average of electron population and mobility at different
subbands.(see eauation(7) in reference[44 ] .
For gate voltage greater than 13V( or effective normal field
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above 3.9510 Vcm ) the extracted low field mobility increase
rapidly with gate voltage( see Fig.5.3.14). This dramatically
deviation from the other parts of the curve suggests a complete
failure of the classical mobility theory. Further discussion of
the effect of high gate field on the the inversion layer electron
mobility and the possible quantum mechanical behaviour will be
given in Section 5.5.
5.3.5 Extracted Threshold Voltage VT by AC Measurement Method
Fig.5.3.17 shows the extracted threshold voltage by the AC
Measurement Method. The AC Method determined the value of as
one of its extracted parameters while the DC extraction
algorithms assumed the constant value of dc extrapolation of
IDS~VGS characteristic curve.
f
EXTRACTED VT Vs VGS ( AC METHOD)
15o—23—B—J(Wl—464464umum).
Fig.5.3.17 Extracted VT for VGS =2 to 10V using AC Method
sample:
The extracted VT were relatively constant at low voltage and
close to the value obtained by DC method( Vrexp) • For VGS
greater than 5V the V«p extracted by this AC method increased for
both devices and started to saturate at around 1.2V for high Vgg.
In reference [253, Chu et.al. used the transconductance method to
extract the MOSFET parameters and showed that extracted Vrp was
greater than the DC extrapolated value VreXp. They pointed out
that there was no theoretical reason of using the DC extrapolated
value Vjexp the current equation under strong inversion
condition as VTexp is affected by the gate voltage dependence of
the mobility from subthreshold regime to strong inversion regime.
Moreover the V«peXp is also different from the more physical
concept related to the bend bending at the surface for which the
minority carrier density in the inversion channel overtakes the
background doping. A more practical definition of VT is
necessary and VT should be understood to be the gate voltage
above which the heavy inversion current greatly exceeds the weak
inversion current so that the MOSFET current equation (2.88a) or
(4.2.2) hold. For this reason Vrj is higher than the classical DC
extrapolated value V«pexp which roughly corresponds to the
transition from weak to strong inversion.
In the present AC Method we actually observed the continuous
variation of the VT as the channel is varied from weak inversion
to very strong inversion condition and the value should be
understood as the effective threshold along the channel for the
corresponding device.
5.4 COMPARISON OF MODEL AND MEASURED I-V CHARACTERISTICS IN. THE
LINEAR REGION
The accuracy of CAD circuit simulation depends not only on
the device model equations used but also on the values of the
parameters specified for the model. The usual approach of
MOSFET modeling assumes the parameters to be constant (also
assumed in the Classical MOSFET model) and independent of the
gate voltage. The parameters are usually extracted over a wide
range of gate voltage and then used in the circuit simulation.
This approach typical gives very poor match with the measured
device characteristics as in Hanafi[59] who used the similar
model equations as in the present project and used an parameter
extraction algorithm neglecting the substrate-bias term ( the
body factor K ). The error between the measured and predicted
drain current values were about 8% in Hanifi's work[59].- ».f
In the present project , we made the assumption that the
parameters are gate voltage dependent and new extraction methods
were developed to extract the parameters at different small
regions of gate voltage. For this modification to be justified,
the predicted device characteristics must give better match with
the measured values otherwise all the above effort becomes
meaningless.
Fig.5.4.1 shows a comparison of the measured and calculated
drain currents for a long channel MOSFET of Lm =llum operating
in the linear region. The predicted values were computed using
MOSFET model equations (2.48) ,(2.49) and the parameters
extracted by the Simplified Local Method(SLM) presented in
Section5.3 . For the SLM-K=0 case, the parameters were
extracted by SLM assuming negligible substrate effect K=0, the
error between the measured and predicted values is less than 8%
similar to the Hanafi's result[59]. In the SLM-KO case, the
parameters were extracted by SLM with the variation of the body
factors K for devices of different channel length taking intoV '
account as in Section4.1.3. The errors between the measured
currents and predicted values with this parameter extraction
method is about 2-4%.
Fig.5.4.1 Comparison of the measured and model drain currents
for the Ehancement-Mode NMOSFET in the linear
region. Wm=15um , Lm=llum. The parameters used are
extracted from the Simplified Local Method(SLM).
For comparison the mean values of the model parameters from
the SLM-KQ extraction algorithm was also used to compute the
drain current and shown in Fig.5.4.1 . The values of such
computed values differed from the measured drain currents by
less than 6%.
The above results indicates that the inclusion body factor
K during the DC extraction methods is essential to give a good
V 1
match with the measured device characteristics.
Fig.5.4.2 ! Comparison of the measured and model drain currents
for the large area Ehancement-Hode NMOSFET in the
linear region- Wm=464ura ,Lm=464um. The parameters used
are extracted from the Complete Local Method(CLM).
The modeling of the operation of MOSFET in the saturation
region depends on the modeling of the saturation voltage and the
channel length modulation Lj as described in Chapter2 Sect.2.7.6
and is outside the scope of this project.
Fig.5.4.2 shows a comparison of the measured and predicted drain
current for a large area MOSFET with the parameters being
extracted using the Complete Local Method (CLM) as given in
Section 5.3. The error is about 2-5%.
For the above two long channel MOSFETs , the value of the drainv • -
voltage induced mobility modulation parameter U as defined in
Chapter 2 was set to be zero and good result was obtained even
for the drain voltage close to the saturation region.
However for the short channel devices, the effect of drain-field
induced carrier velocity saturation effect should not be
ignored. This effect is accounted for in the model
equations(2.48) and (2.49) by including parameter U as defined
in equation(2.51)
(2.51)
where UQ is expected to be close to zero.
Fig.5.4.3 Comparison of the measured and model drain currents
for a short channel NMOSFET in the linea region. Wm=15um,
Lm=3.5um. The parameters are extracted from the Simplified m
Local Method(SLM) and U is the drain-voltage induced mobility
modulation factor.
Fig.5.4.3 and Fig.5.4.4 show the comparison of the measured and
model drain currents for a short channel device Lm=3.5um and a
intermediate channel length device Lm=5um respectively. In both
graphs, the parameters used for the model currents calculation
were obtained from the extracted parameters in Section 5.3 . In
Fig.5.4.3 the match between the measured and model currents are
better for the extraction scheme SLH-KO at low drain voltage.
For both devices, the error between measured and model drain
currents is less than 2% for Vpg IV. The model currents
deviate dramatically from the measured values when the drain
voltage is increased towards the saturation region.
Fig.5.4.4 Comparison of the measured and model drain currents
for an intermediate channel length NMOSFET in the linear
region. Wm=15um, Lm=5um. The parameters are extracted from
the Simplified Local Method(SLM) and U is the drain-voltage
induced mobility modulation factor.
The accuracy of the model for drain voltage near VdSat can
be much improved if the parameter U is included into
calculation. To determine the U parameter, the device drain
current is measured for each of the trainsistors in the array
at a bias point close to, but less than, the device saturation
voltage Vsat • The value of vdSat is 9iven bY equation(2.45).
The parameter U, for each of these devices, is then computed
using the model equations(2.48),(2.49). In Fig.5.4.3 and 5.4.4
the predicted model currents including the U parameters are
compared. It can be seen that the improvement is significant
for drain voltage near Vgat . The errors between measured
values and model predicted values with U parameter correction are
less than 5%.
Fig.5.4.5 Determination of the drain-voltage induced mobility
modulation parameters U=U0 + UlLeff
From equation (2.51) the U parameter is inversely
proportional to the effective channel length . A plot of U
versus 1Leff f°r the array of devices results in a straight
relation as shown in Fig.5.4.5. The effective channel lengths
Leff are computed using the extracted L from Simplified Local
Method shown in Section 5.3. The parameter U0 is the
extrapolated intercept and is very close to zero. U1 is
determined from the slope and its value is calculated to be
0.0265V~1-um.
5.5 Evidence of Quantum Mechanical Behaviour at High Gate Field
In Section 3.3 we observed that the extracted low field
mobility uo ( and also the mobility degradation factor for small
size MOSFETs, see Fig.5.3.7-8) deviated dramatically from ar '• '
approximately constant value for gate voltage above 13V(or VGS-Vir
= 12,5V).
As was shown by Lint 43], the evidence of contribution of
quantum mechanical scattering mechanisms can be ascertained if
the experimental effective mobility lueff (or ly5eff) is
plotted linearly versus Eeff(or VGS-VT), there will be a linear
region at low gate fields where the classical surface diffuse
scattering model as used in in Chapter 2 of present project is
valid, and a region of increasing slopes at high gate fields.
ySeff is the experimental effective gain factor. The experiment
values of ueff and y3eff are given by the following equations:
(5.5.1)
(5.5.2)
at very low VDS.
The effective normal field applied to the inversion channel is
given by ( eq.(2.38) )
(5.5.3)
where
is the dielectric constant of silicon,
is the permittivity in vacuum.
Fig.5.5.1(a) shows the -linear'plot of 1 eg£ versus the gate
overdrive (VGg - Vp) for a short channel device( sample : 15a-
and at VBS
A linear region is found for This plot also
reveals a stronger dependence of mobility on (VGS -V«j») as
Fig.5.5.1(b) shows the linear plot of 1 eff
versus Eeff for the same device. A linear region is found for
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Eeff 3.9510 Vcm and a stronger dependence of mobility on
gate field at Eeff 3.95105 Vcm is indicated.
Fig.5.5.2(a) shows the linear plot of lueff versus the gate
overdrive (VGg - Vp) for a large size device( sample : 15a-16-C-
and at VBS
Fig.5.5.2(b) shows the linear plot of lueff versus Eeff
for the same device. Similar behaviours are observed as for the
short channel device in Fig.5.5.1. A linear region is found for
This plot also
reveals a stronger dependence of mobility on as




Fig.5.5.1 . (a) Linear plot of l£eff versus gate overdrive
(Vgs~vT for sample 15a-16-C-Fl, Tox=53.5nm,
WL=153umum, VDS = 75mV VBS = 0V. 1j£ eff is calculated





Fig.5.5.2 (a) Linear plot of lue££ versus gate overdrive. (VGS-VT)
for sample 15a-16-C-J, Tox=53.5nm, WL=464464umum,
V3g=0V. U. eff calculated from
(5.5.1-2). (b) Linear plot of lue££ versus Eeff.
From these results, we conclude that the classical surface
diffuse scattering model is valid for 1.5105 Vcra Eeff
3.9510 Vcm For Eeff 3.9510 Vcm , a stronger dependence
of mobility on Eeff is observed. Our results imply that the
quantum mechanical behaviours due to the quantization of the
inversion layer electrons and the populating of the upper
5
subbands may occur for Eeff 3.9510 Vcm at room temperature.
This result is comparable to Lin's result!431 who found that the
quantum mechanical behaviour to be significant for the effective
field Eeff 4.1105 Vcm .
5.5.1 The Heisenberg Uncertainty Principle
In the results shown above, we have ascribed the failure
of classical surface diffuse scattering model to be caused by the
quantization of inversion layer electrons and the filling of the
upper subbands. The effective normal field ( or the gate
overdrive voltage ) above which the classical failed can be
predicted by the Heisenberg Uncertainty Principle.
The classical theory is valid if p and quantum
mechanical behaviour will take place when p X z approaches
We will follow the derivation as given in reference [431.
The effective normal field above which the classical scattering




is thermal energy of electron in the inversion channel,
is the effective mass of the electron in the channel,
is the inversion layer channel thickness,
is the Planck's constant.
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Using the results of the classical surface diffuse scattering,
the potential energy of the electron in the channel is given by
equation (2.26) in Chapter 2,
(2.26)
Combining (5.5.4) and (2.26)
(5.5.5)
Equation (5.5.5) suggests that the classical model will be valid
at low effective normal fields and high temperatures, and that
the quantum mechanical behaviour will be significant at high
normal field and low temperatures. As p Zch approaches
(5.5.6)
For (100) Si, m* is about 0.92mo [43], where mo is the electron
mass. From (5.5.6), Eeff is about 3.8*105 V/cm at T= 300K.
The quantum mechanical behaviour will be significant at room
temperature only if Eeff 3.8*105 V/cm. This value is close
to the experiment data as discussed in Section 5.3 and results in
Fig.5.5.1-2. It should be noted that our experimental value of
Eeff =3.95*105 V/cm is closer to this theoretical predicted value
than Lin's result who obtained an experimental value of
Eeff=5.5*105 V/cm.
The Heisenberg Uncertainty Principle only predicts roughly the
occurrence of the quantization of the inversion carriers, it is
likely .that the quantum mechanical effect may be operating at
lower normal field. If this is true, it may explain our
observations in Section 5.3 where the extracted MOSFET parameters
show an oscillating behaviour for gate voltage VGS 7-8V.
However, the gate overdrive voltage at which the classical model




In this chapter, we have presented the results of the
extracted MOSFET parameters using the different DC extraction
algorithms and the AC Measurement Method. However, no matter
which method is used, similar trends in the extracted parameters
against the gate voltage was obtained. Parameters extracted at
different gate voltage by the Local Methods with the body
factor of each transistor taken in account were found to give
best predicted model current values when compared with the
measured device characteristics. The errors were around 2-5% for
the device operating in the linear region. Moreover we found
that the body factor term should not be neglected in the
parameter extraction algorithms otherwise the extracted
parameters would give very inaccurate predicted results.
For gate voltages greater than 7-8V, the extracted parameters
started to show a oscillating behaviour which was suspected to be
due the quantization ofthe inversion layer electrons and the
filling of the upper subbands. When the gate overdrive (VGS-VT)
was greater than 12.5V, the extracted parameters deviated
dramatically from the relatively constant values at low gate
voltage. These results indicated the breakdown of the classical
surface diffuse scattering model for, the inversion channel
electrons and the effective field at which such breakdown
occurred was found to be Eeff =3.95*105 V/cm and was close to the
value 3.8*105 V/cm predicted by the Heisenberg uncertainty
Principle.
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CHAPTER 6 PARAMETER EXTRACTION FOR POLYCRYSTALLINE SILICON
THIN FILM TRANSISTOR
6.1 INTRODUCTION
Polycrystalline Silicon Thin-Film Transistors (PolySi TFT)
have attracted increasing attention in recent years, because of
the advantages of 3-D integration, and its potential application
in large area electronics, e.g. active matrix drive Liquid
Crystal Display [76]-[86].
PolySi TFT shows in general, lower 'effective carrier
mobility and high threshold voltage as compared with the bulk Si
MOSFETs. This is due to the potential barriers formed by the
trapped charges at the grain boundaries. The potential barrier
is closely related to the carrier concentration in the channel of
the PolySi TFT and plays an important role in PolySi TFT
characteristics[87]-[94]. Various methods had been used to
alleviate the deleterious effect of grain boundaries by
hydrogenation or melt and'recrystallization [85]-[86][94]-[100].
In this Chapter emphasis is on the extraction of the PolySi
TFT parameters, the grain boundary trap density and mobility. In
Section6.2 the fabrication of the Poly-TFT will be briefly
described. A semi-empirical model of the current-voltage
characteristics of the n-channel .inversion-mode Poly-TFT
operating in the linear region will be presented in Section 6.3.
The performance of the PolySi TFT is characterized in Section 6.4
using the transistor I-V curves and transconductance curves. The
extraction of the PolySi-TFT parameters using DC method will be
presented An Section 6.5 and suggestion on the use of the AC
Measurement method (detailed in Chapter 4) for PolySi TFT
parameter extraction will be presented in Section 6.6.
Works described in this chapter are part of the preliminary
study of a large project which aims at producing large area SOI
thin film transistors on transparent substrates suitable for the
Active-Matrix drive Liquid Crystal Display (AM-LCD). The aim
is to develop suitable methods for the characterization and
extraction of the basic parameters of PolySi TFT. However, due to
great difficulties in the fabrication of PolySi TFTs, results
presented here were obtained from limited number of samples.
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6.2 POLYSI TFT FABRICATION
The PolySi TFTs were fabricated using the self-aligned NMOS
process similar to that used to fabricate the BulkSi MOSFET.
The starting substrate was 2-4 ohm-cm N100 4 Si wafer. A
550nm Si02 layer was grown on the Si substrate at 1000°C and
LPCVD amorphous or micropolycrystalline silicon thin films were
deposited to a thickness of 310+/-15nm at 560°C and 580°C. Solid
phase crystallization(SPC) of the deposited films were then
performed at different high temperature annealing conditions,
800°C or 1200°C for 12hours. The transistor isolation was
either MESA islands or using the LOCOS method( with added
thermal cycles). Gate oxide was then grown in dry oxygen at
1000°C to a thickness of about 70nm. Post-Oxidation
Annealing(POA) was then performed for all wafers at 1200°C in N2
for 12hours. Channel doping for the n-channel devices was
carried out by ion implantation of Boron at 55 keV with dose
ranging from 5*1011 to 3*1012 cm-2. the implant was through the
gate oxide. This was followed by 300nm gate polysilicon
deposition, gate doping at 1000°C with POC13, gate patterning,
and etch. A oxide layer of 25nm was then grown in dry oxygen at
1000°C and also to anneal the implanted boron atoms. Self-
aligned source and drain was formed by 4*1015cm-2 Arsenic
implantation at 120keV. The devices were encapsulated with 800nm
LPCVD PSG and densified at 950°C for 30min.. Contact windows
were opened for the Al/1%Si metallization. The final average
grain size of the polysilicon in the channel was determined by
the thickness of the polysilicon film thickness used.(85] The
grain size was estimated to be about 300+/-50nm. Fig.6.1 is the
TEM photo showing the cross sectional view of the finished
PolySi TFT, from which the grain size of the polysilicon film
in the channel area was determined. The silicon film had
subjected to 800°C solid phase crystallization(SPC) for 12hrs in
N2(LTA). The determination step of the final grain size is the
Post-Oxidation-Anneal(POA) process at 1200°C for 12 hours. The
thickness of the channel polycrystalline silicon film and the
gate oxide were also estimated from the same TEM photo using the
isolation oxide(550nm) as reference and are quoted above.
The detailed fabrication process is given in Appendix D.
Fig.6.1 TEM photo of the channel Polysilicon film and the top
polysilicon gate electrode. The grain size of the
channel silicon film is about 300nm and is limited by
the film thickness.(Solid phase crystallization at 800°C
—see text)
The fabrication of the PolySi TFT was not an easy task.
Totally 3 batches of wafers had been tried and only the last
trial produced some test transistors which allowed some
measurement to be made before the gate oxide breakdown occurred
at a relatively low gate voltage. The main problem with the
fabricated PolySi TFT devices was the gate to sourcedrain short
or there was no transistor action at all, this was the case for
the first 2 trial batches. The extraordinary high processing
temperature used in the POA step for last batch as described
in the fabrication process above was found necessary to give good
transistor action. However all these devices were found to
breakdown easily during electrical measurement and only DC
measurements were made.
Moreover the fabrication was performed using facilities of
a silicon fabrication house. It took the writer at least 4-6
months intensive work to finish all the processing steps.
6.3 POLYSI MOSFET CURRENT-VOLTAGE EMPIRICAL MODEL
In this section we will derive the empirical current
equation of n-channel inversion-mode polycrystalline silicon thin
film transistor ( PolySi TFT) operating in the linear region.
A cross section of PolySi TFT is presented in Fig.6.2 ,
showing the symbols used in the text.
Fig.6.2 Cross section of the PolySi TFT showing the symbols
used in the text
When the gate voltage is applied to the PolySi TFT,
carriers, electrons in the n-channel PolySi-TFT, are induced on
the surface of the individual grains near the polysilicon-oxide
interface.
The induced carriers are trapped by the trap levels at the
grain boundaries ,forming a potential barrier, see Fig.6.3 , of
barrier height VB(x). At low gate voltage such that the induced
carrier concentration is low, all the carriers are trapped by the
trap, levels and the grains are fully depleted, Fig.6.3a -. The
resistivity of the silicon surface is close to that of intrinsic
silicon .
As the induced carrier concentration increases with the gate
voltage, more carriers are trapped at the grain boundaries, and
the energy band bending increases, Fig.6.3b . The potential
barrier increases according to [873[883[901[91]
(6.1)
where is the silicon dielectric constant,
is the grain size,
i is the concentration of induced carriers at x
( reciprocal cubic centimeters )
This large potential makes the transport of carriers from one
grain to another more difficult. Above a threshold gate voltage,
the induced carrier concentration becomes high enough that all
the grain boundary traps are completely filled (Fig.6.3c).
Further increase of the gate voltage will cause the induced
carrier concentration to build'up rapidly, or the inversion layer
starts to form.
Fig.6.3 Development of the barrier as the induced carrier
concentration N is varied by the applied gate voltage.
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As the gate voltage continues to increase, the height of the
potential barrier decreases with the induced carrier
concentration as follows[87][88][91]:
(6.2)
where QT is the trap density per unit area. (Fig.6.3d)
There exist a critical gate voltage Vgc at which the induced
carrier concentration N is sufficient to fill all the grain-
boundary traps and N is given by[87]-[91]
(6.3).
The value of this critical gate voltage is close to the threshold
voltage Vt of the PolySi TFT, and is in analogy to flat-band
voltage of the Bulk Si MOSFET model.
When the gate voltage Vg higher than the threshold voltage
Vt is applied to the PolySi TFT, electrons are induced near
the polysilicon film surface, a strong inversion is formed as
shown in Fi'g.6.2. The carrier concentration( in reciprocal
cubic centimeters) for a potential V(x) at distance x from the
source end is aiven by
(6.4)
is the gate oxide capacitance per unit cm`,where Cox
is the inversion layer thickness and is aboutZch
10nm [92][93], which is much thinner than the
silicon film.
The transport of electrons is dominated by the mechanism of
thermionic emission across the potential barrier at moderate
induced carrier concentration.[87][88][91]
150
The conductivity of the grain boundary described by the
thermionic emission above the grain boundary potential is given
by [87][90][92]
(6.5)
where ub is the mobility due to the scattering at the grain
boundary.
Seto[87] and Kamins[91] assumed that the carrier concentration
taking part in the conductivity across the boundary was the total
grain carrier concentration n(x) and the mobility is activated
called effective mobility as, u= ub *exp(-q*VB(x)/kT),
However, the effective mobility description does not have a
microscopic physical, association with the typical scattering
mechanisms that usually affect mobility.
Here we would like to assume that the carrier concentration
taking part in the conductivity across the boundary is not the
total grain-carrier concentration n(x) as given in (6.4) but an
activated carrier concentration n(x)', due to the scattering of
grain boundaries, and is defined as[90][93]
(6.6)n(x)'= n(x)exp(-gVg(x)/kT)
The scattering of carriers takes place mainly at the grain
boundaries.
In general the total channel resistivity has contributions from
both within the grain, with carrier mobility ug and at the grain
boundary. The total resistivity of the channel is
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(6.7)




ug is the grain mobility, and in good quality grains, it may
approach that of the single crystal value of 700cm2/Vs. In
general ub<< ug, therefore equation (6.8) can be approximated
as
(6.9)
Using the gradual channel approach for MOSFET theory, the
current-voltage relation for the PolySi TFT with channel length
L and width W in the region of (Vg- Vt) >Vd, is given by
eq.(6.4) and (6.9) as
(Vg- Vt- V(x))*ub*exp(-qVB(x)/(kT))dV(x)
(6.10)
where VA is the drain voltage.
For the region (Vg- Vt)>> Vd, the current-voltage
characteristics is reduced to
(6.11)
where ueff is the effective mobility. and is as follows:
(6.12)
nav is the average carrier concentration (reciprocal cubic
centimeters) in the channel.
From (6.4), nay is given by
(6.13)
(6.14)




Equation (6.11) has the same form as that in the bulk Si MOSFET.
Effective mobility , however, is gate voltage dependent according
to (6.16).
The I-V characteristics equation (6.11) is simplified as
Equation (6.17) is the basis for the extraction of the PolySi TFT
parameters and uj-, in the later section.
6.4 POLYSI TFT DEVICE PERFORMANCE
The device performance presented in this Section was from
three PolySi TFTs having different Solid Phase Crystallization
processing conditions and are summarized in Table 6.1 .
Table 6.1 Summary of the different processing conditions of
































B + , 55keV
5E11 cm2
B + , 55keV
5E11 cm 2
18 560 10010 LOCOS LTA
23 560 4080 MESA LHTA
LTA : Low Temperature Anneal , 800 g , 12 hours , N2
HTA : High Temperatur Anneal , 1200 C, 12 hours, N2 0.5% O2
LHTA : LTA + HTA
(A) I-V Characteristics
In Fig.6.4 to Fig.6.6 the I-V curves of the above devices are
presented. As can be seen , the devices exhibit well-behaved
Transistor I-V characteristics especially for those long channel
devices( L lOum). For channel length L lOum , the leakage
currents are quite serious to affect the I-V characteristics for
large drain voltages as shown in Fig.6.5(B) which also shows the
floating substrate effect. The effect of channel doping level is
compared in Fig.6.6(A) and (B) where the transistors were on the
same test die. The non-doped PolySi TFT had higher current level
than the doped transistor under the same operation conditions.
This was due the larger leakage current as will be shown later.
However all these TFTs had current levels much smaller than those
of the bulk Si MOSFET by several orders of magnitude. The
measured small drain current is due to the small channel mobility
in the polysilicon thin films as will be discussed later.
Fig.6.4 I-V characteristics of PolySi TFT(sample 23) :
silicon film deposited at 560°C. SPC by LHTA and
device isolation by MESA islands. WL=4080 umum,
-2
channel doping - B+ , 55keV 5E11 cm
I-V CHARACTERISTICS OF POLY-TFT
118 -500—ITA-CT3—LOCOS—POA-N—CNH-20100
l-V CHARACTERISTICS OF POLY-TFT
10. -360—LTA—CT3—LOCOS—POA—N—ENH—10010
Fig . 6 . 5 I-V characteristics of PolySi TFT(sample 18) : silicon
film deposited at 560°C. SPC by LTA and device
isolation by LOCOS islands.
umum, channel doping - B+ , 55keV 5E11 cm
Fig.6.6 I-V characteristics of PolySi TFT(sample 8) : silicon
film deposited at 580°C. SPC by LTA and device
isolation by LOCOS islands,WL=206umum (A)non-
-2
doped,(B) channel doping - B+ , 55keV 5E11 cm
(B) TRANSCONDUCTANCE AND LEAKAGE CURRENT
Fig.6.7 to Fig.6.9 show the gate voltage dependence of the
drain current(transconductance) and leakage currents of the
PolySi-TFTs at different drain voltage for negative gate
voltages. The results are in agreement with previously reported
results.[85]. For positive Vg, and in the saturation regime,
the drain current is independent of and , therefore , should
overlap for different V's at the transconductance plot. This
are born out in Fig.6.7 and 6.8 for long channel device for
1 V. For short channel device of L =6um , the drain current
increased with the drain voltage as shown in Fig.6.9 due to the
drain induced leakage current.
Fig.6.7 Transconductance (Vg 0 ) and Leakage current(Vg 0 )
of PolySi TFT(sample 23) : silicon film deposited at
560°C SPC by LHTA and device isolation by MESA
islands. WL=4080 umum, channel doping - B+ , 55keV
5E11 cm2
For negative gate voltage, 1 increases with both |Vg| and
V. This is due to leakage current in the reverse-biased
junction at the drain end and the decreasing channel resistance
as more holes are induced in the channel for larger negative gate
voltage. Fig.6.9B compares the transconductance of the short
channel Poly.Si TFT for non-doped and channel doping by boron.
The higher current level for undoped TFT is due to the higher
induced electron concentration for the non-doped intrinsic
polysilicon film than the doped case at the same gate voltage.
Fig.6 . 8 Transconductance(Vg0) and Leakage current(Vg0) of
PolySi TFT(sample 18): silicon film deposited at 560°C
, SPC by LTA and device isolation by LOCOS islands.
_2
WL=20100 umum channel doping :B+ , 55keV 5E11 cm
Fig.6.9 Transconductance(Vg0) and Leakage current(Vg0) of
PolySi TFT(sample 8) : silicon film deposited at
580°C. SPC by LTA and device isolation by LOCOS
islands,WL=206umum (A)doped channel(B)effect of
channel doping
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(C) GATE OXIDE BREAKDOWN
it was- found that the gate oxide would break down at
relatively low applied gate voltage of about 20-25V. For a gate
oxide thickness of 70nm, the gate oxide breakdown field amounted
to 2.9 to 3.5MV/cm. One of the main causes is the rough surface
of the polysilicon thin film. From the TEM photo shown in
Fig.6.1, the polysilicon surface asperities [91] may reduce
the gate oxide thickness( or the separation between the lower
channel silicon surface and the upper poly electrode) by more
than 40%. When a_voltage is applied, these surface asperities
(Fig.6.10) increase the local electric field so that it is
greater than the average electric field calculated from the







Fig.6.10 Asperities on polysilicon surface Increase the local
electric fields and conduction through oxide grown
on oolvsilicon.
Another cause of the low breakdown field can be explained by
examining the TEM photo of the fabricated PolySi TFT shown in
Fig.6.11. It is obvious from this photo that there existed a
polysilicon residue on the two edges of the channel and situated
between the channel polysilicon and the upper polysilicon
electrode. The distances of these residues to the upper polygate
electrode and the source/drain of the lower polysilicon film
are less than the gate oxide thickness. It is likely that high
electrical field might build up between the gate electrode to the
source/drain regions through these residue polysilicons and might
explain the low breakdown field problem.
Fig.6.11 TEM photo showing the cross sectional structure of the
fabricated PolySi TFT and the polysilicon residue on
the two sides of the channel.
The occurrence of such residue can be explained by the local
oxidation inhibition at shatp corners due to the effect of
locally high intrinsic oxide stress during the light oxidation
processt101][102]. The CF402 plasma etch which was used to
pattern the poly gate electrode in this project is well known for
being an isotropic etching process[103] which resulted in a
sloped profile of the upper polygate electrode as shown in
Fig.6.12.( see Appendix F for the detailed fabrication process)
Fig.6.12 Etching profiles
from dry etching of PolySi
for various (A) anisotropic
and ,(I) isotropic conditions.
[103]
The polycrystallite at the tip of the sloped profiles initially
oxidizes at a slower rate because its orientation presents a
slow oxidizing faces to the ambient. It then continues to
oxidize at an even slower rate due to high intrinsic stress
created in the growing oxide. Eventually it will separate
because of loss of oxidation inhibition at the grain boundary.
11021 [1031
6.5 EXTRACTION OF POLYSI TFT PARAMETERS BY DC METHOD
From the empirical model in Section 6.3 the I-V model
equation for the PolySi TFT is given by eq.(6.17) which is
reproduced here,
(6.17) .
The most important parameters which affect the operation of the
PolySi TFT are the trap density QT and the grain boundary
mobility u.
Taking natural log to both sides of Equation (6.17), we get
(6.18)
Hence Ln(I(Vg - V)) is linear with l(Vg - V) for small .
Plotting Ln(Ia(Vg - V)) versus l(Vg - V-t) will give a
straight line . For large Vg such that Vg Vt , we can then
plot Ln(IVg) versus 1Vg in order to simplify the mathematics
It was found that for Vg 10V this simplification gave good
results for PolySi TFT as will be shown later. Contrary to the
case of bulk Si MOSFET the determination of for PolySi TFT
was not unique 1951.





If the inversion layer thickness Zch is assumed to be equal to
10nm [90] [92] [ 93 3 , from the slope S we can determine the trap
density QT. The intercept will give the grain boundary mobility
ub for constant Cox, WL and Vd.
Fig.6.13 to Fig.6.15 present the plots of Ln(IdVg) versus 1Vg
used to determine the PolySi TFT parameters.
Fig.6.13 show the plot for the sample 23 and slope and intercept
are determined by least squares method.
EXTRACTION OF.QT AND ub of POLY—TFT
23—660-LHTA—NT2—MESA—POA—N—ENH—4080
Fig.6.13 Plot of Ln(IdVg) versus 1Vg to determine QT and ub
of PolySi TFT(sample 23) : silicon film deposited at
560°C, SPC by LHTA and device isolation by MESA
islands. WL=4080 umum, channel doping - B+ , 55keV
5E11 cm2 , Vd =0.1V
Fig. 6.14 shows the Ln(IdVg) versus lvg plot to determine QT
and Ub for sample 18 which had Solid phase crystallization
performed at 800°C. On the same graph , the dimensional factor
WL and drain voltage is also included in the logarithm terms.
In Fig. 6.15 , a comparison of LndVg) versus 1Vg is made for
both a non-doped and boron doped channel PolySi-TFTs. The effect
of drain voltage on the extracted parameters is also shown for
= IV and = 0.1V. For this short channel device, the
leakage current was high and the parameters extracted at V£=1V
were susceptible.
EXTRACTION OF .Ch . AND Mb OF POLY-TFT
f 18C—560—LTA—CT3—LOCOS—POA—N—ENH—20100
Fig.6.14t Plot of LndciVg) versus 1Vg to determine Qj and ub
PolySi TFT(sample18): silicon film deposited at 560°C
, SPC by LTA and device isolation by LOCOS islands.
WL=20100 umum channel doping :B+ , 55keV 5E11 cm2
Fig.6.15 Plot of Ln(IdVg) versus 1Vg to determine Qt and ub
PolySi TFT(sample 8) : silicon film deposited at
580°C. SPC by LTA and device isolation by LOCOS
islands,WL=206umum ( effect of channel doping and
Vd
Table 6.2 summarizes the parameters of the PolySi TFT studied
in this project and are compared with those in reference[94 ] .
Table 6.2 Trap density QT and the grain boundary mobility ub for
PolySi TFT formed by different solid phase crystallization
processes.
sample SPC + POA QT(cm~2) ub (cra2Vs) Lg Si film
dep. temp.
23 LHTA+POA 3.591012 19.42 300nm 560°C
18 LTA+POA 3.38 1012 17.11 560°C
8A LTA +POA 4.011012 7.66 580°C
8B LTA +POA 4.391012 9.48 580°C
ref. [94 1.8 1012 36.6 lOOOnm 625°C
channel non-doped
-2
channel implant : B+, 55keV, 3E12 cm
polysilicon film thickness = 500nm, deposited at 625°C
SPC ( solid phase crystallization) at 1100°C.
non-doped channel
Our results show that deposition of the silicon film at lower
temperature ( 560°C) to give initially amorphous silicon film
will result in higher grain boundary mobility and lower trap
density in the completed PolySi TFT. Longer high-temperature
treatment at 1200°C ( sample 23 versus 18 ) improves the
mobility . The trap density is expected to be limited by the
film thickness if we take into consideration that the final grain
rr( SPC is limited hv the film .mm w mm w w — — — —- — — — mm mm mm W m m mm w m m m m w w t
The lower grain boundary mobility and higher trap density
for PolySi TFTs studied in the present project are mainly caused
by the lower grain size in the TFT channel silicon film. The
rougher silicon surface of the TFT channel may also have some
effect to reduce the final effective mobility.
For good transistor action and reduced leakage current , the
PolySi TFT size should be scaled such that the WL ratio is
less than 1 and the channel length should at least greater than
10um.
6.6 SUGGESTION ON THE APPLICATION OF AC MEASUREMENT METHOD
FOR POLYSI TFT PARAMETER EXTRACTION
In Chapter 4 , we have described an AC Measurement Method
for the extraction of bulk Si MOSFET parameters. The AC method
is a derivative method and is model independent . Moreover it
can be used to extract parameters at different gate voltage bias
condition. The writer would like to suggest to apply this AC
method for the extraction of PolySi TFT parameters. In the
following, the basic equations as applied to PolySi TFT will be
described.
The dc, fundamental and 2nd harmonic components of the drain









Let Vg = VG + Vm(w) as used in the AC Method,and write
where
VG is a constant dc gate voltage and Vm(w) is the ac sinusoidal
signal of amplitude Vm and frequency w.
We apply Taylor's expansion to eq.(6.21) according to the AC
Method. The dc, fundamental, 2nd harmonic signals at the DC gate




These equation can be solved to give the PolySi TFT parameters
Vt , S and Bj-j as follows.
From eq.(6.24) and (6.26) , we have
(6.27)






From (6.27) -(6.29) the factor S can be determined as
(6.30)
With' the values of and S found in terms of measured ' values
Io'Iw I2w ve can determine the value of grain boundary mobility
uj-j and trap density Qj at the gate voltage VG from any one of the
equations (6.24) - (6.26) together with (6.22) and (6.23).
One of the advantages of this AC Method for PolySi TFT
parameter extraction is that the threshold voltage is
calculated from direct measurement and its possible variation
with the gate.bias voltage can be determined. Similar to the
bulk Si MOSFET, the application of this AC Method can be used to
extract parameters at different gate voltages while the DC
extraction method described in Section 6.5 can only extract
average values of parameter over a wide range of gate bias. This
method should be characterized with devices and it is difficult
to predict the effect of the trap levels on the measurement.
Unfortunately no sample was available for this measurement due to
the difficulties in the fabrication of PolySi TFT.
6.7 SUMMARY
In this Chapter we have described our preliminary study of
grain boundary mobility of fabricated PolySi TFT and results were
compared with those in the literature.
The Ac Method for MOSFET parameter extraction presented in
Chapter4 was suggested to apply to the the PolySi TFT and basic
equations for its application were derived.
CHAPTER 7 CONCLUSION AND RECOMMENDATION
7.1 CONCLUSION
(A) In most MOSFET models, the model parameters are usually
assumed to be gate-voltage independent and these parameters are
only extracted at a single set of external bias conditions.
The model predicted drain current values using such parameters
are usually not very accurate unless some extra judiciously
chosen empirical fitting parameters are used to fit the model
values with the measured drain current values.
In the present project, we had released the above constraints and
extraction algorithms are used to determine the parameters at
different gate voltages.
(B) Three DC extraction algorithms and an AC measurement method
were used to determine the gate-voltage dependence of the
parameters. The DC algorithms require multiple curve fittings
and heavy data reduction while the AC method is a direct
measurement technique and is model independent.
(C) Using the extracted parameters at different gate voltages,
the model predicted that drain current values were more closely
matched with the measured I-V characteristics for both long and
short channel devices without the need to introduce extra
empirical fitting parameter. The error between the predicted
values and the measured drain currents are within 2-5%.
The sacrifice of using this scheme with gate voltage dependent
parameters are the extra data reduction needed to extract the
parameters. The gate voltage dependent parameters may be
implemented in a CAD circuit simulation device model by using a
look-up table which contains different values of the parameters
at different gate voltage. This extra arrangement should be paid
off by the higher simulation accuracy .
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(D) The body factor term should not be ignored in the parameter
extraction algorithms otherwise using these extracted parameters
in the model current equations would result in inaccurate
predicted current values( errors were about 8% when compared
with the measured device I-V characteristics). This effect is
expected to be more important for modern VLSI MOSFET devices as
the body factor is usually very large.
(E) It was found that whatever the method used, the extracted
parameters for the fabricated NMOS FETs showed similar trends of
gate-voltage dependence especially at high gate voltage. The
extracted values started to deviate dramatically from
approximately constant value at gate overdrive (VGS-
VT)12.5V(effective field of about 3.95*105V/cm). This
phenomenon was believed to be caused by the failure of the
classical mobility carrier model at high gate field. The value
of the gate breakdown field can be approximately predicted by the
by the Heisenberg uncertainty principle.
(F) We also observed an interesting phenomenon that had never
been reported in the literature. The extracted parameters
started to show an oscillating behaviour at gate voltage greater
than 7.5V for the NMOSFETs studied. The large and obvious
variation could not be accounted for solely by the experimental
errors. It was suspected that such behaviour and also the
dramatically deviation at high gate voltage was due to the
possible breakdown of the Classical inversion layer carrier
mobility theory. Such phenomena was suspected to be related to
the quantization of channel inversion carriers and the filling of
the higher subbands at high gate voltage as described in the
quantum mechanical theory of inversion layer. The quantum
mechanical behaviour will become important for advanced VLSI
devices having. thin gate oxide thickness, and should be taken
into account in CAD circuit simulation.
(G) The source/drain series resistance and the effective
channel length were two inseparable quantities for MOSFET. When
one became lare. the other decreased.
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(H) Auto-doping of the source/drain regions by phosphorous out-
diffused from the heavily doped polygate electrodes might
explained the observed discrepancy between the electrically
extracted effective channel length and the metallurgical junction
separation as observed by SEM examination.
(H) Preliminary study of PolySi TFT showed good transistor
action can be obtained with reduced leakage current if long
channel device( 10um was used, The grain size and the grain
boundary trap density might be determined by the silicon film
thickness used if solid phase crystallization at high temperature
of about 1200°C was used to induced the grain formation.
Deposition of the silicon film by LPCVD method in the amorphous
state at low temperature of 560°C would result in lower trap
density and grain boundary mobility for the finished PolySi TFT.
Our result were comparable to those in the literature.
Suggestion was made on the use of the AC Measurement method to
extract the PolySi TFTparameters and is expected to provide
more information about PolySi TFT characteristics.
If the project were to be followed up, improvement in several
areas are necessary. Firstly, improvement to the electrical
measurement system should be made to reduce the experimental
error such that the oscillating behaviour of the extracted
parameters at high gate voltage condition can be clarified.
Secondly, the device fabrication process should be improved ,e.g.
give better control of the etch profile of the polysilicon gate
electrode. This improvement is essential for the successful
operation of PolySi TFTs. Lastly the new parameter extraction
algorithm, the DC Complete Local Method( CLM), developed in
this project should be applied to an array of short channel
MOSFETs to test its applicability for parameter extraction and to




The BulkSi MOSFETs used in this project for the extraction
of parameters against gate voltage were confined to devices of
single gate oxide thickness of 53nm and channel width of l5um.
It is likely that there may be channel widening effect under high
gate voltage condition, wide channel devices are more suitable to
decouple this effect. Should further study be followed up,
redesign of the photo-mask to give channel width of more than
50um is desirable. More investigation should be carried out to
examine the effect of gate oxide thickness on MOSFET parameters.
On the other hand, the Complete Local Method (CLM), developed in
this project, which is capable of extracting the mobility
degradation factor and the low field mobility on a single MOSFET,
had been applied to large size MOSFETs only. It would be useful
to apply this method to an array of BulkSi MOSFET of different
device dimensions to allow the investigation of the possible
channel length dependence of the parameters.
The extracted parameters showed oscillating behaviour at
high gate voltage. This phenomena was suspected to be related to
the failure of the Classical inversion carrier mobility model.
The failure is believed to be due to the' quantization of channel
inversion carriers and the populating of the upper subbands at
high. normal electric field. With the onset of the quantum
mechanical behaviour, the mobility will show a stronger
dependence on the normal field. Further study of this problem
with different gate oxide thickness is meaningful to clarify the
nuantum mechanical behaviour.
For the study of PolySi TFT, We have proposed to use of
the AC Method to extract the trap density and grain boundary
mobility. The fabrication of the TFT should also be improved .to
produce good devices. Moreover the performance of the PolySi TFT
can be improved by hydrogenation and melt and recrystallization.
Lower temperature processing of PolySi TFT should also be
evaluated. Works on the PolySi TFT are in progress.
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APPENDIX A INTEGRATED PARAMETRIC TESTER
1) INTRODUCTION
A) GENERAL DESCRIPTION
An specially designed and constructed Integrated Parametric
Tester was built for the extraction of the MOSFET parameters as
described in this thesis.
The system is being controlled by the IBM PC computer and
consists of six main building blocks:
(1). the digital programmable constant voltage sources,VGS,
VDS, and VBS.
(2). the digital programmable constant current source IB.
(3). current to voltage( I-V) converter for current
measurement
(4). the constant voltage ramp generator for Quasi-Static
CV measurement
(5). the signal conditioning section for external instruments
like electrometer and lockin amplifier
(6). the APC-1612 12-bit AD-DA conversion board by Advantech Ltd.
Fig.1 shows the overall block diagram of the
Integrated Parametric Tester.
B) SPECIFICATION
I) Digital Programmable Constant Voltage Source
1). VGS SUPPLY---- 3 ranges
a). -5V to +5V/ 1.22mV( resolution)
b). 5V < 16V /2.5mV
c). 16V <30V /0.01V
d). noise <lmV(p-p)( as measured by oscilloscope)
2). VDS SUPPLY---- 4 ranges
a).+/- 200mV /0.5mV
b). 0.2V < 5V/ 1.22mV
c). 5V< 16V /2.5mV
d). 16V< 30V /0.01V
e). noise< lmV(p-p)
3). VBS SUPPLY 2 ranges
a) . +- 5V 1.22mV
b). I 5VI 116V| 2.5 mV
noise lmV (p-p), Maximum sourcing current: 10mA to -4.3mA
II) Digital Programmable Current Source 5 ranges
a). 9.9952mA to -4.9976mA lOuA ( resolution)
b). 0.99952mA to -1mA luA
c). 99.952uA to -lOOuA O.luA
d). 9.9952uA to -lOuA O.OluA
e). 0.99952uA to -l.OuA O.OluA
III) Current to Voltage ( I-V ) Converter 8 ranges
a). 10mA 0.5 %
b). 1mA 0.25 %
c) . 250uA 0.25%
c). 50uA 0.25%




IV) APC-1612 12-bit AD-DA CONVERTER
The APC-1612 Board is built from the Burr Brown ADC80-AG
12-bit AD conversion chip and the Analog Device AD567 DA
conversion chip. In order to reduce the interference from the
disturbing enviroment of the IBM PC switching P.S. and the
diskdrives, the board is allocated inside the Integrated
Measurement shield case and have independent +- 15V analog
power supplies. The interface to the computer is made through the
slot extension cable.
a). 12-bit AD conversion
4.9976V to -5.0000V 1.22mV ( resolution )
16 single-ended multiplexed -channels: ADO - AD15
b) . 12-bit DA conversion
4.9976V to -5.0000V 1.22mV ( resolution )
4 multiplexed channels : DA0 - DA3
rig.l BLOCKDT A GRAMOZ IHTgCRATgP.PARAHETRICTRSTTR
C) BLOCK DIAGRAMS





























For non-saturation operation of Op. Amp. A1 , the inputs
should be at vittual ground potential and current input into
the inverting terminal can be negligible. Hence
or
The output voltage range is chnaged by selecting different
values of the feedback resistance R.
Assuming the current flows into the voltage follower A2 is
negligible, the loading current can be sampled by measuring the
voltage difference across measuring resistor Rm by sensitive
differential amplifier.
Capacitor C determines the response time of the output, 500pF
is used for all cases. The output capacitor C0 is used to
suppressed the noise, however, it also serious affect the rise'« •
time of the output voltage. In most cases C0 is not connected as





a). In order to reduce chip count, Rm and the feedback
voltage follower Op.Amp. A2 are eliminated.
b). For the +-5V and the +-16V ranges the digital
programmable voltage(DPV) of +-5V is obtained from the
APC-1612 Board DA channel DA2 and selection - is through
switch SI.
c). Output voltage is scaled by another Op. Amp. to +-5V and
connected to AD converter channel AD2 for data processing by
the PC.
d). For the +-30V range, a high voltage Op. Amp. LM343 is
used together with independent power supplies of +-33V.
DPV is obtained from DAI of APC-1612 and output selection is
through relay switch S2. Output voltage is sensed through the
potential divider VR8 and voltage follower for +-5V range
into AD1 for computer processing.
e). Accuracy is trimmed by the VR of the respective feedback
gain resistor.




a). Rm and voltage follower Op.Amp. A2 are eliminated.
b). The digial voltage signal is received from the IBM PC
through the 8255 10 Board and is then converted to the
0 to + 5V DPV by the DA conversion chip AD7521 together
with a OP. Amp.. The voltage is then inverted by another
inverter A1 to give bipolar DPV. The accuracy of DPV is
trimmed through VR1 of the input reference voltage.
c). The output voltage range, other than the +-30v range,is
selected through switch S2,S3 and S4 respectively while the
polarity selection is made though SI.
d). The output voltage is sampled into the computer through AD9
channel after suitable scaling to +-5V by inverter A6,A7 and
A8.
e). For the +-30V range , a high voltage Op. Amp. LM343 is used
with independent power supply of +-33V. The output voltage
is selected through S4 and sampled into computer through
AD8 after scaling by the potential divider and follower A9
f). For fast response , the output cap. C0 is not used.
g). The accuracy of the output voltage is trimmed by the VR of




a). The current measurement resistor Rm and the voltage
follower is eliminated to reduce the chip count.
b). The digial voltage signal is received from the IBM PC through
the 8255 10 Board and is then converted to the 0 to +5V DPV
by the DA conversion chip AD7521 together with an OP.Amp..
The voltage is inverted by another inverter A1 to give
bipolar DPV. The accuracy of DPV is trimmed through VR1 of
the input reference voltage.
c). The output voltage range +-5v and +-16V is selected through
switch S2 and polarity is changed by SI.
d). Output cap. is not connected to give fast output response.
3) CONTROLLED CONSTANT CURRENT SOURCE
A). BASIC CONFIGURATION
Let the input be V and the output of the OP.Amp: A1 be VQ .
For non-saturation operation of Al, voltage at both the
inverting and the non-inverting inputs of Al are the same, s.t.
Assume the input current to OP.Amp. Al pin 3 is negligble ( this
is justifiied for BiFET OP.Amp. with high input impedance )., then
we have
Jm 4.
If BiFET OP. Amp. is used for A2, the input current to the
noninverting input is negligible.
current through the LOAD = current through
Hence by selecting the suitable values of R, different ranges





a). The range resistors 500ohm, 5kohm,50kohm,500kohm and 5Mohm
should be better than 1% for accurate output current range of
10mA,1mA,100uA,10uA and luA.
b). Offset is adjusted by trimming the VR1 of OP.Amp. A1.
c). for best result, the resistor networks of r should be closely
matched to better than 0.5% .
d). For more accurate result, the range selection resistors are
trimmed by variable resistors to the closest values.
e). Relays are used for the range selection switch SI to S5.
f). Control signal for the range selection relays from the
computer through the 8255 10 Board is shared with the VGS
SUPPLY, IB and VGS SUPPLY should not be used at the same time.
4) CURRENT TO VOLTAGE ( I-V ) CONVERTER
A). BASIC CONFIGURATION
A standard d.C. I-V conversion with high performance FET-
input OP. Amp. is used.
For non-saturation operation of the FET-input OP.Amp.Al s.t.
input bias current and offset current can be negligible,we have
The current ranges can be changed by selecting suitable value
of feedbak resistor R. High performance FET input OP.Amp.,e.g.
Burr Brown BB3527, with low offset voltage and small bias and
offset cuurent in the pA range should be used.
B ' CIRCUIT DETAIL
a) . In this project, series resistors are connected to the
source end of the MOSFET before passing to the virtual
ground input of the I-V Converter. The series
resistors are selected with Mercury-contacted Reed
Relay to reduce parasitic resistance.
b) . The I-V conversion range is selected with the DC relays
for different values of the feedback gain resistors.The gain
resistors can be fine trimmed to give the most accurate
results.
B) CIRCUIT DETAIL
a). In this project, series resistors are connected to the
source end of the MOSFET before passing to the virtual
ground input of the I-V Converter. The series
resistors are selected with Mercury-contacted Reed
Relay to reduce parasitic resistance.
b). The I-V conversion range is selected with the DC relays
for different values of the feedback gain resistors.The gain
resistors can be fine trimmed to give the most accurate
results.
5) CONSTANT RAMP VOLTAGE GENERATOR
FOR QUASI-STATIC CV MEASUREMENT
A). BASIC CONFIGURATION
The ramp voltage generator is built from the satandard Op. Amp.
RC integrator. The output ramp rate is adjusted by the digitally
controlled input voltage Vin and the series resistor R.
For non-saturation operation of Al, current into the inverting
terminal of Al is given by
where
A). CIRCUIT DETAILS
a). The ramp voltage output is selected by the relay K2.
b). Relay K6 selectes the fast ramp resistor Rf and the
slow ramp resistor Rs
c). The digitally controlled constant voltage is obtained
from the DA2 channel of the APC-1612 Board.
d). Rs is used for gerating the slow ramp rate of about
15mVmin neccessary for Q.S. CV measurement. Rf is used for
fast reset of the output voltage to required starting value.
e). Relay K5 is used for start(S) ramping or hold(H) the
output voltage.
f). The output voltage is sampled through AD channel AD2.
g). The Zener diodes are used to clamp the. Op. Amp. from
operating in the saturation region and to protect the device
under test (DUT).
6) SYSTEM CALIBRATION AND PERFORMANCE EVALUATION
In order to ensure the best accuracy for the measurement ,
the system was warmed up for at least 1 hour and performance
checked both before and after each measurement. In case the
system was found to be out of specification, the measurement was
discarded and re-calibration was carried out before further
measurement. In most cases such re-calibration was rarely
needed.
A) CONSTANT VOLTAGE SOURCES
The output voltage of the constant voltage sources was
checked using the HP3478A 612 digit digital voltmeter at 10%,
50% and 90% of the maximum voltage for the selected range with a
load of lkohm. The Op. Amp. offset and the gain fine trimmer were% ,
used to adjust the output voltage to within specification.
The output voltage was also monitored during measurement.
In case of significant deviation from specified accuracy , the
measurement was terminated and problem is fixed before futher
measurement. In most cases such problem usually indicated
problem with the device under test(DUT) (e.g. gate' oxide
breakdown).
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B) CONSTANT CURRENT SOURCE
The digitally progammed current output was checked with the
KEITHLEY 616C Electrometer. The Op.Amp. offset trim and the
feedback gain resistor were trimmed to bring the output within
specification.
C) I-V CONVERTER
Constant cuurent from the KEITHLEY Model 225 Constant
Current Source(CCS) was fed into the I-V -Converter with or
without the series resitors and the output voltage was monitored
with the HP3478A DVM. The actual cuurent value from the 225 CCS
was checked with the KEITHLEY 616C Electrometer. The accuracy of
the I-V Converter was adjusted with the offset trim and the gain
resistor of thes selected I-V range.
D) 12-bit AD/DA CONVERTER BOARD
Calibration was adjusted according to the manufacturer's
manual using the HP3478A DVM before and after each measurement.
Typically the drift of accuracy was negligible.
APPENDIX B
NUMERICAL APPROXIMATION OF SUBSTRATE-BIAS EFFECT
FUNCTION F1(VDS20F-VBS)
The function F1(Vps,20p-Vgg) is approximated over a reasonable
range of Vgg and 20p-Vgg.




The above expansion is invalid when Vx is much greater than VBg.
To alleviate this problem, the expansion is changed to
(C. 3 )
where g(Vx) is determined by requiring the expansion (C.3) to
give the best fit to F1(VDS,VX) in the desited voltage range.
The value of Vx is considered in the range 0.6-12.6V at 2V
increment. For each fixed Vx, a parameter g is determined such
that the expansion
(C. 4 )
will give the best fit to Fl(VDg,Vx) in a least-squared
sense,over a range of VDS from 0 to 20V. It is found that g can
be accurately expressed as a function of Vx in the following
form:
(C. 5 )
where PI and P2 are determined by a least squared fitting over




The root-raean-squared error of approximation (C.3) using the
above values of PI and P2 is 2% as shown in Fig.C.l . For a
substantially different biasing range of Vs and vx P1 and p2
should be recomputed to obtained the best approximation
[593,167].
Fig.B.l Approximating F1(Vg20F~vBS
APPPENDIX C ALGORITHMS FOR DC PARAMETERS EXTRACTION METHOD
(A) GLOBAL MEHTOD ( GM )
Device R1 or Ron data
Linear regressior









for constant K , Cox ,
(B) SIMPLIFIED LOCAL MEHTOD ( SLM )



































POLYSILICON THIN-FILM TRANSISTOR (POLYSI-TFT) FABRICATION
PolySilicon thin-film transistors (PolySi MOSFET TFT) were
fabricated using veil established conventional bulk Si self-
aligned PolySi-gate process. The isolation of the active
transistors were either standard LOCOS structure or using the
MESA Island structure. On certain wafers , both n-channel and
p-channel TF MOSFET were fabricated with all ion implantation
for the source and drain doping.
1) STARTING SUBSTRATE






Unless otherwise specified , wafers will be cleaned as¥ ' '
follows before any high temperatur processing steps(
hereafter this cleaning step is refered as MOS CLEAN ):
boiling with O2 bubbling






D). Dump-rinse in D.I. water
E). Spin dry
3) GROW 5500A THERMAL OXIDE
To form the insulating layer for the upper Silicon device.
5500A +-250 A PYROGENIC STEAM 1000°C 200MIN.
4) MOS CLEAN
5) SILICON FILM DEPOSITION
LPCVD of amorphous or polycrystalline Silicon
film by the pyrolysis of SiH4 at varius temp.
Deposition System : ASM MICONIA LPCVD System with hot
wall process furnace tube.
i)
o






Thickness of Silcon film
Silicon film thickness was measured using th
NANOMETRICS NANOSPECAFT FILM THICKNESS MEASUREMENT
SYSTEM using interference method on substrate with 1000A
thermal oxide on Si wafer.






Thickness of Silicon film
6) SOLID PHASE CRYSTALLIZATION ( SPC )
i) No Anneal ( NA )
ii) Low Temp Anneal ( LTA ) '
800°C 12 Hours N2 at 400 mTorr in LPCVD system
iii) High Temp Anneal ( HTA )






















ramp up to 1200°C
anneal
ramp down to 1000°C
purge and unload
Gas flowrate : N2 5Lmin.
02 24ccmin.
Oxide grown during annealing = 450+-50 A
iv ) LTA + HTA ( LHTA )





c). 02 plasma PR strip
(B) LOCOS
a). SRO GROW 450A
800°C dry 02 lOOOmin.
b). LPCVD nitride depositior
1000+-100A
c). Island mask + Nitride etc)
by CF49%02 plasma
d). Field oxide(LOCAL OXIDE)
oxidise field area
Silicon film
1000°C f pyrogenic steam
150inin.
oxide grown = 7000A
total field oxide = 12000A
e). Nitride strip
hot H3P04155°C45min
SRO strip in diluted HF
(A) MESA STRUCTURE (B) LOCOS STRUCTUREf
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8) GATE OXIDE GROWTH




Ramp up to 1000°C0225min.Ti
dry oxidation at 1000°C0260min.T2
N2 purge10min.T3
Ramp down to 800°CN225min.T4
soak and unloadN215min.T5
gate oxide thickness =700A
9)POST OXIDE ANNEAL( POA)
SOLID PHASE RECRYSTALLIZATION OF Si FILM
after gate oxide formation




ramp up to 1200°CN240minT2
ANNEALN2700min.T3
ramp down to 1000°CN240min,T4
N2
unload20min,T5
10) CHANNEL DOPING ION IMPLANT
including masking steps with PR for CMOS structure
Implanter: Varian DF4-200 Ion Implanter




LPCVD OF PolySilicon by the pyrolysis of SiH4
Furnace temp= 625+/-5 oC
Dep. pressure= 250+/- 5 mTORR
Dep.time= 32 min.
PolySi film thickness= 3000+/- 250A
13) POLYSILICON DOPING
by POCl3 doping
Furnace temp= 1000 +/-1.0 °C
POC13 sourcing time= 20 min.
Rs= 7-13 ohm/sq.**
** sheet resistance was measured on single crystalline
p<100> Si wafer.
strip off Phosphorous doped oxide layer in HF:H20 (1:10) for
2 min..
14) POLY GATE MASK AND ETCHIONG
POLYSi etch in CF4/4%02 plasma









LIGHT OXIDE 1000 C , Dry O2 , 25min.
Oxide thickness = 300 +- 50A
16) SD ION IMPLANT
SOURCE DRAIN FORMATION
for CMOS structure, Photo-resist pattern was used to
selectively mask areas of the opposite channel type
i mnl ra t» f
N-CHANNEL : 75As+, 120KeV , DOSE = 4E15 ioncm~2
(A) MESA STRUCTURE (B) LOCOS STRUCTURE
17) PSG DEPOSITION
deposition of PhospoSilicate Glass as the
insulating dielectric between the Polysilicon
layer and the upper A1 interconnection lines.
- LPCVD by the reaction of SiH4 , O2 PH3
- furnace temp = 430 +- 5 °C
- PSG thickness : 8000 +- 500A
- Phosphorous content — 5% by weight
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18) PSG DENSIFICATION
to densify the PSG layer deposited at low temp.
to smooth out the PSG steps over the Poly steps for
better metal layer step coverage.
A). PRECLEAN
MOS CLEAN except with 10 sec. dip in HF: H2O= 1:99
B). DENSIFICATION


















USE wet etch in Buffered oxide etch( BOE
17) METALLIZATION
a). Pre-clean
MOS CLEAN except with dip in NH4F:H20 = 20:1 10 sec
b). Sputter metal deposition
All%Si thickness = 0.9 +- 0.1 um
18) METAL MASK
- DELINEATE THE A1 LAYER INTERCONNECTION PATTERN
- WET ETCH in H3PO4 : HNO4 = 24 : 1
19) ALLOY
450°C , FORMING GASES , 25min.
- to sinter AlSi layer
to reduce radiation damage caused by the plasma
radiation during Sputter deposition
20) PASSIVATION
APCVD OF SiH4 , 02 , PH3
Deposition temp. = 425 +- 5 °C
1st layer 5000+-500A •, P content = 4%
2nd layer 2000+-300A , pure SILOX
21) PAD MASK
OPEN BONDING PAD AREA
22) TESTING
23) WAFER SCRIBE AND WIRE BONDING














( LOCOS or MESA )
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